High performance VLSI architecture for data clustering targeted at computer vision

被引:1
|
作者
Hernandez, OJ [1 ]
机构
[1] Coll New Jersey, Dept Elect & Comp Engn, Trenton, NJ USA
关键词
D O I
10.1109/SECON.2005.1423226
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a high performance architecture for the important task of unsupervised data clustering in computer vision applications. This architecture is suitable for VLSI implementation, as it exploits paradigms of massive connectivity like those inspired by neural networks, and parallelism and functionality integration that can he afforded by emerging nanometer semiconductor technologies. By utilizing a "global-systolic, local-hyper-connected" architectural approach, this architecture can he suitable for the processing of real time DVD quality video at the highest rate allowed by the MPEG-2 standard. This implies a performance improvement of 118 times or better than approaches using conventional compute platforms.
引用
收藏
页码:99 / 104
页数:6
相关论文
共 50 条
  • [1] Architecture of a high-performance stereo vision VLSI processor
    Hariyama, M
    Lee, S
    Kameyama, M
    ADVANCED ROBOTICS, 2000, 14 (05) : 329 - 332
  • [2] A high-performance VLSI architecture for the histogram peak-climbing data clustering algorithm
    Hernandez, OJ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 111 - 121
  • [3] A high performance VLSI FFT architecture
    Babionitakis, K.
    Manolopoulos, K.
    Nakos, K.
    Reisis, D.
    Vlassopoulos, N.
    Chouliaras, V. A.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 810 - +
  • [4] Superparamagnetic clustering of data: application to computer vision
    Domany, E
    Blatt, M
    Gdalyahu, Y
    Weinshall, D
    COMPUTER PHYSICS COMMUNICATIONS, 1999, 121 : 5 - 12
  • [5] Superparamagnetic clustering of data: Application to computer vision
    Domany, Eytan
    Blatt, Marcelo
    Gdalyahu, Yoram
    Weinshall, Daphna
    Computer Physics Communications, 1999, 121 : 5 - 12
  • [6] A VLSI architecture for high performance CABAC encoding
    Shojania, H
    Sudharsanan, S
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2005, PTS 1-4, 2005, 5960 : 1444 - 1454
  • [7] Mixed-signal VLSI architecture for real-time computer vision
    Dallaire, S
    Tremblay, M
    Poussart, D
    REAL-TIME IMAGING, 1997, 3 (05) : 307 - 317
  • [8] High performance EBCOT algorithm and VLSI architecture
    Liu K.
    Li Y.-S.
    Guo J.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (04): : 587 - 593
  • [9] A novel VLSI architecture for clustering analysis
    Lai, MF
    Hsieh, CH
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 484 - 487
  • [10] A VLSI SYSTOLIC ARCHITECTURE FOR FUZZY CLUSTERING
    ZAPATA, EL
    DOALLO, R
    RIVERA, FF
    ISMAIL, MA
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 647 - 654