High performance VLSI architecture for data clustering targeted at computer vision

被引:1
|
作者
Hernandez, OJ [1 ]
机构
[1] Coll New Jersey, Dept Elect & Comp Engn, Trenton, NJ USA
关键词
D O I
10.1109/SECON.2005.1423226
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a high performance architecture for the important task of unsupervised data clustering in computer vision applications. This architecture is suitable for VLSI implementation, as it exploits paradigms of massive connectivity like those inspired by neural networks, and parallelism and functionality integration that can he afforded by emerging nanometer semiconductor technologies. By utilizing a "global-systolic, local-hyper-connected" architectural approach, this architecture can he suitable for the processing of real time DVD quality video at the highest rate allowed by the MPEG-2 standard. This implies a performance improvement of 118 times or better than approaches using conventional compute platforms.
引用
收藏
页码:99 / 104
页数:6
相关论文
共 50 条
  • [41] A computer vision-based IoT data ingestion architecture supporting data prioritization
    Athanasios Kiourtis
    Argyro Mavrogiorgou
    Dimosthenis Kyriazis
    Health and Technology, 2023, 13 : 391 - 411
  • [42] High Performance VLSI Architecture for Three-Step Search Algorithm
    Mukherjee, Rohan
    Sheth, Keyur
    Dhar, Anindya Sundar
    Chakrabarti, Indrajit
    Sengupta, Somnath
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (05) : 1595 - 1612
  • [43] VLSI FOR HIGH-PERFORMANCE GRAPHIC CONTROL UTILIZING MULTIPROCESSOR ARCHITECTURE
    KATSURA, K
    MAEJIMA, H
    MINORIKAWA, K
    YONEZAWA, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2232 - 2237
  • [44] High performance VLSI architecture for block based visible image watermarking
    Jayanthi, V. E.
    Rajamani, V.
    Karthikeyan, P.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (09) : 1191 - 1206
  • [45] High Performance VLSI Architecture for Three-Step Search Algorithm
    Rohan Mukherjee
    Keyur Sheth
    Anindya Sundar Dhar
    Indrajit Chakrabarti
    Somnath Sengupta
    Circuits, Systems, and Signal Processing, 2015, 34 : 1595 - 1612
  • [46] A High Performance X-architecture Multilayer Global Router for VLSI
    Liu G.-G.
    Zhuang Z.
    Guo W.-Z.
    Chen G.-L.
    Zidonghua Xuebao/Acta Automatica Sinica, 2020, 46 (01): : 79 - 93
  • [47] A high-performance VLSI architecture for maps criterion motion estimation
    Shieh, MD
    Sheu, MH
    Hsu, YC
    Sheu, JL
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1221 - 1224
  • [48] High performance VLSI architecture for the modified SORT-N algorithm
    Ganjimala, Pavan Kumar
    Mula, Subrahmanyam
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2112 - 2116
  • [49] VLSI Implementation of High Performance Optimized Architecture for Video Coding Standards
    Devi, S. Rukmani
    Rangarajan, P.
    Perinbam, J. Raja Paul
    ACTA POLYTECHNICA HUNGARICA, 2013, 10 (06) : 237 - 249
  • [50] High Performance Customizable Architecture for Machine Vision Applications
    Acosta, Nelson
    Leiva, Lucas
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2012, 12 (01): : 1 - 8