A Temperature Compensation Technique for a Dynamic Amplifier in Pipelined-SAR ADCs

被引：10
|
作者：
Zhang, Minglei [1 ,2 ]
Noh, Kyoohyun [2 ]
Fan, Xiaohua [1 ]
Sanchez-Sinencio, Edgar [2 ]
机构：
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA
来源：
IEEE SOLID-STATE CIRCUITS LETTERS | 2018年 / 1卷 / 01期
关键词：
Common-mode (CM) detector; dynamic amplifier; pipelined-successive approximation register (SAR) analog-to-digital converter (ADC); residue amplifier; temperature compensation;
D O I：
10.1109/LSSC.2018.2794783
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This letter presents a temperature compensation technique for the gain of a dynamic amplifier in a pipelined-successive approximation register analog-to-digital converter. A fully dynamic temperature-dependent common-mode detector is proposed to assist in the compensation process of the dynamic amplifier. A single-stage dynamic amplifier with the proposed temperature compensation technique was designed and fabricated in a 130-nm CMOS process with an active area of 0.0135 mm(2). With a 1.2-V power supply, the dynamic amplifier consumes 0.11 mW at 50 MS/s, and the proposed technique reduces the gain variation of the dynamic amplifier from 12.5% to 2.1% across the temperature range of -20 degrees C to 85 degrees C.
引用
收藏
页码：10 / 13
页数：4
相关论文
共 50 条
  • [1] Gain-boosted dynamic amplifier for pipelined-SAR ADCs
    Zhang, Minglei
    Liu, Qiyuan
    Fan, Xiaohua
    ELECTRONICS LETTERS, 2017, 53 (11) : 709 - 710
  • [2] Analysis and Cancellation of Crosstalk in Multi-Channel Pipelined-SAR ADCs
    Wu, Yimin
    Lu, Wenhan
    Ye, Fan
    Ren, Junyan
    2022 11TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS (ICCCAS 2022), 2022, : 136 - 139
  • [3] Background calibration algorithm for 3-stage pipelined-SAR ADCs
    Dong, Peng
    Zhang, Yang
    Mei, Fengyi
    PROCEEDINGS OF 2019 INTERNATIONAL CONFERENCE ON IMAGE, VIDEO AND SIGNAL PROCESSING (IVSP 2019), 2019, : 81 - 84
  • [4] Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators
    Sun, Jie
    Zhang, Minglei
    Qiu, Lei
    Wu, Jianhui
    Liu, Weiqiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (04) : 1074 - 1078
  • [5] High-gain and power-efficient dynamic amplifier for pipelined SAR ADCs
    Lyu, Y.
    Ramkaj, A.
    Tavernier, F.
    ELECTRONICS LETTERS, 2017, 53 (23) : 1510 - 1511
  • [6] A Single-Amplifier Dual-Residue Pipelined-SAR ADC
    Seo, Min-Jae
    ELECTRONICS, 2021, 10 (04) : 1 - 14
  • [7] A neural network based background calibration for pipelined-SAR ADCs at low hardware cost
    Xiang, Yuguo
    Chen, Min
    Zhai, Danfeng
    Zhao, Yutong
    Ren, Junyan
    Ye, Fan
    ELECTRONICS LETTERS, 2023, 59 (15)
  • [8] Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs
    Zhong, Jianyu
    Zhu, Yan
    Sin, Sai-Weng
    Seng-Pan, U.
    Martins, Rui Paulo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (09) : 2196 - 2206
  • [9] A 14bit 320MS/s pipelined-SAR ADC based on multiplexing of dynamic amplifier
    Chu, Honghao
    Li, Fule
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 628 - 631
  • [10] A Low Power PVT Stabilization Technique for Dynamic Amplifier in Pipelined SAR ADC
    Guo, Yuekang
    Jin, Jing
    Zhou, Jianjun
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 18 - 21
12345