SMOS AND CIRCUIT-DESIGN SPEED UP, POWER DOWN STATIC RAM

被引:0
|
作者
RHODES, C
PINKHAM, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:179 / 184
页数:6
相关论文
共 50 条
  • [1] FORMULATION OF A METHODOLOGY FOR POWER CIRCUIT-DESIGN OPTIMIZATION
    YU, Y
    BACHMANN, M
    LEE, FCY
    TRINER, JE
    [J]. IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1976, 12 (05) : 668 - 668
  • [2] CIRCUIT-DESIGN FOR A MOTOR-SPEED CONTROLLER OF HIGH PRECISION
    PAUL, RL
    [J]. ELECTROCHIMICA ACTA, 1978, 23 (10) : 991 - 994
  • [3] NEURAL COMPUTATION FOR OPTIMUM POWER HYBRID CIRCUIT-DESIGN
    KOS, A
    DEMEY, G
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 76 (04) : 681 - 692
  • [4] CIRCUIT-DESIGN OF LOW-POWER REFERENCE VOLTAGE SOURCES
    ANISIMOV, VI
    ISAKOV, AB
    MANZHULA, VG
    SOKOLOV, YM
    [J]. TELECOMMUNICATIONS AND RADIO ENGINEERING, 1993, 48 (01) : 11 - 17
  • [5] HIGH-SPEED, HIGH-RELIABILITY CIRCUIT-DESIGN FOR MEGABIT DRAM
    GILLINGHAM, P
    FOSS, RC
    LINES, V
    SHIMOKURA, G
    WOJCICKI, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1171 - 1175
  • [6] EDA SOFTWARE TO MEET ARPA REQUIREMENTS FOR HIGH-SPEED CIRCUIT-DESIGN
    PELL, R
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1995, 37 (09): : 20 - &
  • [7] Transistor- and circuit-design optimization for low-power CMOS
    Chang, Mi-Chang
    Chang, Chih-Sheng
    Chao, Chih-Ping
    Goto, Ken-Ichi
    Ieong, Meikei
    Lu, Lee-Chung
    Diaz, Carlos H.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 84 - 95
  • [8] Implementation of low-voltage static RAM with enhanced data stability and circuit speed
    Chung, Yeonbae
    Song, Seung-Ho
    [J]. MICROELECTRONICS JOURNAL, 2009, 40 (06) : 944 - 951
  • [9] SPEED UP, POWER DOWN FOR BIPOLAR LOGIC
    GREER, WT
    BAILEY, B
    [J]. COMPUTER DESIGN, 1984, 23 (13): : 161 - &
  • [10] CIRCUIT SIGNALS POWER-UP AND POWER-DOWN
    VANDANA, J
    [J]. EDN, 1991, 36 (17) : 156 - 156