SPEED UP, POWER DOWN FOR BIPOLAR LOGIC

被引：0

|

作者：

GREER, WT ^{[1
]}

BAILEY, B ^{[1
]}

机构：

[1] TEXAS INSTRUMENTS INC,ADV BIPOLAR PROD,DALLAS,TX 75265

来源：

COMPUTER DESIGN | 1984年 / 23卷 / 13期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：161 / &

相关论文

共 50 条

[1] Slow Down To Speed Up
Richardson, Joan
[J]. PHI DELTA KAPPAN, 2010, 92 (04) : 4 - 4
[2] HIGH-SPEED BIPOLAR LOGIC IC
OHNO, K
TAKEDA, H
[J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1988, 24 (04): : 265 - 270
[3] HIGH-SPEED BIPOLAR LOGIC LSI
SUDO, T
NAKASHIMA, T
YOSHII, A
[J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1979, 27 (1-2): : 55 - 71
[4] SMOS AND CIRCUIT-DESIGN SPEED UP, POWER DOWN STATIC RAM
RHODES, C
PINKHAM, R
[J]. ELECTRONIC DESIGN, 1981, 29 (20) : 179 - 184
[5] Binary speed up for logic programs
Hruza, J
Stepánek, P
[J]. COMPUTATIONAL LOGIC - CL 2000, 2000, 1861 : 116 - 130
[6] HIGH-SPEED BIPOLAR LOGIC-CIRCUITS WITH LOW-POWER CONSUMPTION FOR LSI - A COMPARISON
RANFFT, R
REIN, HM
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 703 - 712
[7] Power up, price down
Shaw, J
[J]. IEEE SPECTRUM, 1997, 34 (06) : 6 - 6
[8] A SELF-BIASED FEEDBACK-CONTROLLED PULL-DOWN EMITTER FOLLOWER FOR HIGH-SPEED LOW-POWER BIPOLAR LOGIC-CIRCUITS
SHIN, HJ
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (05) : 853 - 858
[9] A SELF-BIASED FEEDBACK-CONTROLLED PULL-DOWN EMITTER FOLLOWER FOR HIGH-SPEED LOW-POWER BIPOLAR LOGIC-CIRCUITS
SHIN, HJ
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (04) : 523 - 528
[10] BIPOLAR-TRANSISTORS PICK UP SPEED
BINDRA, A
[J]. ELECTRONICS, 1984, 57 (14): : 48 - &

← 1 2 3 4 5 →