Design and Optimization of Hardware-Efficient Filters for Active Safety Algorithms

被引:6
|
作者
Dlugosz, Rafal Tomasz [1 ,4 ]
Szulc, Michal [1 ,3 ]
Kolasa, Marta [2 ,4 ]
Skruch, Pawel [1 ,3 ]
Kogut, Krzysztof [1 ,3 ]
Markiewicz, Pawel [1 ,3 ]
Orlowski, Mateusz [1 ,3 ]
Rozewicz, Maciej [1 ,3 ]
Ryszka, Anna [1 ,3 ]
Sasin, Dominik [1 ,3 ]
Talaska, Tomasz [2 ,4 ]
机构
[1] Delphi Poland, Krakow, Poland
[2] Univ Technol & Life Sci, Bydgoszcz, Poland
[3] Delphi Tech Ctr Krakow, Syst Engn Act Safety Elect Controls, Ul Podgorki Tynieckie 2, PL-30399 Krakow, Poland
[4] Univ Technol & Life Sci, Fac Telecommun & Elect Engn, PL-85796 Bydgoszcz, Poland
关键词
D O I
10.4271/2015-01-0152
中图分类号
U [交通运输];
学科分类号
08 ; 0823 ;
摘要
In this paper we present an example design process of filters used in automotive industry. Signal preprocessing is very important operation in active safety algorithms. Such algorithms usually take into account the vehicle state that includes position, velocities and accelerations of the car. On the basis of these data, as well as the parameters and trajectories of external objects "observed" by the car, the algorithms make decisions about various safety actions. Designer of such algorithms must assure an appropriate quality of such signals, which usually means a proper filtering. In this paper we focus on selected important aspects of the filter design process. The main objectives of the presented investigations is to obtain such filters that ensure a sufficient rejection of undesired components from the signal and at the same time that do not introduce too high delay to the processed signals. In our work we consider linear filters such as finite impulse response (FIR) and infinite impulse response (IIR) filters of different types and lengths, as well as nonlinear filters - in this case median filters. Selection of these filters results from the parameters of the signal. Since the filters have to be finally implemented in low cost and low power devices, in the paper we focus also on hardware implementation issues. Selected filters have been implemented in Field Programmable Gate Array to verify the concept.
引用
收藏
页码:41 / 50
页数:10
相关论文
共 50 条
  • [41] Computing with Biophysical and Hardware-Efficient Neural Models
    Selyunin, Konstantin
    Hasani, Ramin M.
    Ratasich, Denise
    Bartocci, Ezio
    Grosu, Radu
    [J]. ADVANCES IN COMPUTATIONAL INTELLIGENCE, IWANN 2017, PT I, 2017, 10305 : 535 - 547
  • [42] HARDWARE-EFFICIENT ENCRYPTION ENCODER AND DECODER UNIT
    Adamo, Oluwayomi
    Fu, Shengli
    Varanasi, Murali
    [J]. 2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 1062 - 1067
  • [43] Hardware-Efficient Realization of a Real-Time Ultrasonic Target Detection System Using IIR Filters
    Oruklu, Erdal
    Saniie, Jafar
    [J]. IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2009, 56 (06) : 1262 - 1269
  • [44] Hardware-Efficient ROADM Design with Fiber-Core Bypassing for WDM/SDM Networks
    Liu, Lida
    Yani, Shuangyi
    Maguire, Gerald Q., Jr.
    Li, Yanlong
    Simeonidou, Dimitra
    [J]. 2020 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2020,
  • [45] Exploiting a Blink of Measurement Saturation Towards Hardware-Efficient Compressed Sensing Encoder Design
    Zhang, Yunxiang
    Xu, Jian
    Hu, Miao
    Zhao, Wenfeng
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022,
  • [46] Late Breaking Results: Hardware-Efficient Stochastic Rounding Unit Design for DNN Training
    Chang, Sung-En
    Yuan, Geng
    Lu, Alec
    Sun, Mengshu
    Li, Yanyu
    Ma, Xiaolong
    Li, Zhengang
    Xie, Yanyue
    Qin, Minghai
    Lin, Xue
    Fang, Zhenman
    Wang, Yanzhi
    [J]. PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1396 - 1397
  • [47] Design and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in Wireless Sensors
    Chen, Fred
    Chandrakasan, Anantha P.
    Stojanovic, Vladimir M.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (03) : 744 - 756
  • [48] Design and implementation of hardware-efficient architecture for saturation-based image dehazing algorithm
    Anuja George
    E. P. Jayakumar
    [J]. Journal of Real-Time Image Processing, 2023, 20
  • [49] Hardware-Efficient Barrel Shifter Design Using Customized Dynamic Logic Based MUX
    Chon, Dain
    Yang, Yoojeong
    Choi, Hayoung
    Choi, Woong
    [J]. 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 59 - 60
  • [50] Hardware design and implementation of digital controller for parallel active filters
    Ben Othman, Slim
    Braham, Ahmed
    Ben Saoud, Slim
    [J]. IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 331 - 334