共 50 条
- [41] Computing with Biophysical and Hardware-Efficient Neural Models [J]. ADVANCES IN COMPUTATIONAL INTELLIGENCE, IWANN 2017, PT I, 2017, 10305 : 535 - 547
- [42] HARDWARE-EFFICIENT ENCRYPTION ENCODER AND DECODER UNIT [J]. 2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 1062 - 1067
- [44] Hardware-Efficient ROADM Design with Fiber-Core Bypassing for WDM/SDM Networks [J]. 2020 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2020,
- [45] Exploiting a Blink of Measurement Saturation Towards Hardware-Efficient Compressed Sensing Encoder Design [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022,
- [46] Late Breaking Results: Hardware-Efficient Stochastic Rounding Unit Design for DNN Training [J]. PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1396 - 1397
- [48] Design and implementation of hardware-efficient architecture for saturation-based image dehazing algorithm [J]. Journal of Real-Time Image Processing, 2023, 20
- [49] Hardware-Efficient Barrel Shifter Design Using Customized Dynamic Logic Based MUX [J]. 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 59 - 60
- [50] Hardware design and implementation of digital controller for parallel active filters [J]. IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 331 - 334