Hardware-Efficient Realization of a Real-Time Ultrasonic Target Detection System Using IIR Filters

被引:7
|
作者
Oruklu, Erdal [1 ]
Saniie, Jafar [1 ]
机构
[1] IIT, Dept Elect & Comp Engn, Chicago, IL 60616 USA
关键词
ORDER STATISTIC FILTERS; FLAW DETECTION;
D O I
10.1109/TUFFC.2009.1168
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
In this study, we address the increased computational demands of a frequency-diverse ultrasonic target detection system by developing a zero-phase IIR (ZP-IIR) filter. Several ZP-IIR filter types including Chebyshev-I, Chebyshev-II, and Butterworth were analyzed for their detection performance. The 4th-order filters with 8-bit quantized coefficients are shown to improve the flaw-to-clutter ratio by approximately 10 dB. Furthermore, the reduced adder graph algorithm is used for a hardware realization of ZP-IIR filters that does not require any dedicated multipliers. A small number of coefficients inherent to IIR filters and their multiplierless implementation provide efficient architecture suitable for compact, real-time ultrasonic imaging devices.
引用
收藏
页码:1262 / 1269
页数:8
相关论文
共 50 条
  • [1] Efficient hardware realization of frequency-diverse ultrasonic flaw detection using zero-phase IIR filters
    Oruklu, E
    Vallina, FM
    Saniie, W
    [J]. 2005 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-4, 2005, : 1785 - 1788
  • [2] A Hardware-Efficient Algorithm for Real-Time Computation of Zadoff–Chu Sequences
    Mohammad M. Mansour
    [J]. Journal of Signal Processing Systems, 2013, 70 : 209 - 218
  • [3] A Hardware-Efficient Architecture for Accurate Real-Time Disparity Map Estimation
    Ttofis, Christos
    Kyrkou, Christos
    Theocharides, Theocharis
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (02) : 36
  • [4] A Hardware-Efficient Algorithm for Real-Time Computation of Zadoff-Chu Sequences
    Mansour, Mohammad M.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (02): : 209 - 218
  • [5] Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines
    Kyrkou, Christos
    Bouganis, Christos-Savvas
    Theocharides, Theocharis
    Polycarpou, Marios M.
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2016, 27 (01) : 99 - 112
  • [6] An efficient hardware realization of EMD for real-time signal processing applications
    Das, Kaushik
    Pradhan, Sambhu
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (12) : 2202 - 2218
  • [7] An efficient hardware realization of EMD for real-time signal processing applications
    Das, Kaushik
    Pradhan, Sambhu Nath
    [J]. International Journal of Circuit Theory and Applications, 2020, 48 (12): : 2202 - 2218
  • [8] Efficient ASIC and FPGA implementations of IIR filters for real time edge detection
    Lorca, FG
    Kessal, L
    Demigny, D
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING - PROCEEDINGS, VOL II, 1997, : 406 - 409
  • [9] An Embedded Hardware-Efficient Architecture for Real-Time Cascade Support Vector Machine Classification
    Kyrkou, Christos
    Theocharides, Theocharis
    Bouganis, Christos-Savvas
    [J]. 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), 2013, : 129 - 136
  • [10] Benchmarking of hardware-efficient real-time neural decoding in brain-computer interfaces
    Hueber, Paul
    Tang, Guangzhi
    Sifalakis, Manolis
    Liaw, Hua-Peng
    Micheli, Aurora
    Tomen, Nergis
    Liu, Yao-Hong
    [J]. NEUROMORPHIC COMPUTING AND ENGINEERING, 2024, 4 (02):