Design and Optimization of Hardware-Efficient Filters for Active Safety Algorithms

被引:6
|
作者
Dlugosz, Rafal Tomasz [1 ,4 ]
Szulc, Michal [1 ,3 ]
Kolasa, Marta [2 ,4 ]
Skruch, Pawel [1 ,3 ]
Kogut, Krzysztof [1 ,3 ]
Markiewicz, Pawel [1 ,3 ]
Orlowski, Mateusz [1 ,3 ]
Rozewicz, Maciej [1 ,3 ]
Ryszka, Anna [1 ,3 ]
Sasin, Dominik [1 ,3 ]
Talaska, Tomasz [2 ,4 ]
机构
[1] Delphi Poland, Krakow, Poland
[2] Univ Technol & Life Sci, Bydgoszcz, Poland
[3] Delphi Tech Ctr Krakow, Syst Engn Act Safety Elect Controls, Ul Podgorki Tynieckie 2, PL-30399 Krakow, Poland
[4] Univ Technol & Life Sci, Fac Telecommun & Elect Engn, PL-85796 Bydgoszcz, Poland
关键词
D O I
10.4271/2015-01-0152
中图分类号
U [交通运输];
学科分类号
08 ; 0823 ;
摘要
In this paper we present an example design process of filters used in automotive industry. Signal preprocessing is very important operation in active safety algorithms. Such algorithms usually take into account the vehicle state that includes position, velocities and accelerations of the car. On the basis of these data, as well as the parameters and trajectories of external objects "observed" by the car, the algorithms make decisions about various safety actions. Designer of such algorithms must assure an appropriate quality of such signals, which usually means a proper filtering. In this paper we focus on selected important aspects of the filter design process. The main objectives of the presented investigations is to obtain such filters that ensure a sufficient rejection of undesired components from the signal and at the same time that do not introduce too high delay to the processed signals. In our work we consider linear filters such as finite impulse response (FIR) and infinite impulse response (IIR) filters of different types and lengths, as well as nonlinear filters - in this case median filters. Selection of these filters results from the parameters of the signal. Since the filters have to be finally implemented in low cost and low power devices, in the paper we focus also on hardware implementation issues. Selected filters have been implemented in Field Programmable Gate Array to verify the concept.
引用
收藏
页码:41 / 50
页数:10
相关论文
共 50 条
  • [1] An Algorithm for the Design of Low-Power Hardware-Efficient FIR Filters
    Aktan, Mustafa
    Yurdakul, Arda
    Duendar, Guenhan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1536 - 1545
  • [2] Hardware-Efficient Filterbank Design for Fast Recursive MDST and IMDST Algorithms
    Lai, Shin-Chi
    Yeh, Yi-Ping
    Lei, Sheau-Fang
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 778 - 781
  • [3] Hardware-efficient FIR filters with reduced adder step
    Maskell, DL
    Liewo, J
    [J]. ELECTRONICS LETTERS, 2005, 41 (22) : 1211 - 1213
  • [4] A Hardware-Efficient BCH Encoder Design
    Hsieh, Jui-Hung
    Hung, King-Chu
    Li, Hong-chi
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 367 - 368
  • [5] A new hardware-efficient architecture for programmable FIR filters
    Lee, HR
    Jen, CW
    Liu, CM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (09): : 637 - 644
  • [6] Hardware-Efficient Entangled Measurements for Variational Quantum Algorithms
    Escudero, Francisco
    Fernandez-Fernandez, David
    Jauma, Gabriel
    Penas, Guillermo F.
    Pereira, Luciano
    [J]. PHYSICAL REVIEW APPLIED, 2023, 20 (03)
  • [7] Hardware-efficient variational quantum algorithms for time evolution
    Benedetti, Marcello
    Fiorentini, Mattia
    Lubasch, Michael
    [J]. PHYSICAL REVIEW RESEARCH, 2021, 3 (03):
  • [8] A Hardware-Efficient Deblocking Filter Design for HEVC
    Fang, Chih-Chung
    Chen, I-Wen
    Chang, Tian-Sheuan
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1786 - 1789
  • [9] Hardware-efficient pipelined programmable FIR filter design
    Chang, TS
    Jen, CW
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (06): : 227 - 232
  • [10] Hardware-Efficient Belief Propagation
    Liang, Chia-Kai
    Cheng, Chao-Chung
    Lai, Yen-Chieh
    Chen, Liang-Gee
    Chen, Homer H.
    [J]. CVPR: 2009 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, VOLS 1-4, 2009, : 80 - 87