共 50 条
- [21] VLSI Design of Analog Multiplier in Weak Inversion Region [J]. 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 832 - 835
- [22] A precise CMOS mismatch model for analog design from weak to strong inversion [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 753 - 756
- [23] A mismatch characterization and simulation environment for weak-to-strong inversion CMOS transistors [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 247 - 258
- [25] SIMPLE LOW-VOLTAGE WEAK INVERSION MOS 1/X CIRCUIT [J]. ELECTRONICS LETTERS, 1994, 30 (20) : 1639 - 1640
- [28] MOSFET mismatch in weak/moderate inversion: model needs and implications for analog design. [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 671 - 674
- [29] A study on MOSFET rectifiers with transistors operating in the weak inversion region [J]. 2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 665 - 668
- [30] Space Charge Analysis for the Determination of the Voltage-current Relationship of Integrated MOS-enhancement Transistors in the Weak Inversion Mode. [J]. Zeitschrift fur Elektrische Informations - und Energietechnik, 1982, 12 (01): : 14 - 27