Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow

被引：2
|
作者：
Liu, Weichen [1 ]
Gu, Zonghua [2 ]
Xu, Jiang [1 ]
机构：
[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China
[2] Zhejiang Univ, Hangzhou, Peoples R China
来源：
IEEE EMBEDDED SYSTEMS LETTERS | 2009年 / 1卷 / 03期
关键词：
Genetic algorithms; scheduling; software synthesis; synchronous dataflow;
D O I：
10.1109/LES.2009.2039851
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Synchronous dataflow (SDF) is a widely-used model of computation for digital signal processing and multimedia applications. In this letter, we propose an automatic approach to synthesize efficient software from SDF models with improved runtime efficiency. Our synthesis technique is based on dynamic single-appearance scheduling (dynSAS), which generates software with minimized code size, the same as traditional single-appearance schedule (SAS), while requires much less buffer memory space. We enhance dynSAS systematically to reduce control flow overhead and increase memory utilization. Experiment results show that our approach can generate efficient software with enhanced runtime performance compared to related techniques.
引用
收藏
页码：69 / 72
页数：4
相关论文
共 50 条
  • [11] Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization
    Liu, Weichen
    Yuan, Mingxuan
    He, Xiuqiang
    Gu, Zonghua
    Liu, Xue
    RTSS: 2008 REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2008, : 492 - +
  • [12] Efficient hardware controller synthesis for synchronous dataflow graph in system level design
    Jung, H
    Lee, K
    Ha, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) : 423 - 428
  • [13] Efficient hardware controller synthesis for synchronous dataflow graph in system level design
    Jung, H
    Lee, K
    Ha, S
    13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 79 - 84
  • [14] Efficient simulation of critical synchronous dataflow graphs
    Hsu, Chia-Jui
    Ko, Ming-Yung
    Bhattacharyya, Shuvra S.
    Ramasubbu, Suren
    Pino, Jose Luis
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)
  • [15] Efficient Retiming of Unfolded Synchronous Dataflow Graphs
    Zhu, Xue-Yang
    2019 24TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2019), 2019, : 134 - 143
  • [16] Efficient simulation of critical synchronous dataflow graphs
    Hsu, Chia-Jui
    Ramasubbu, Suren
    Ko, Ming-Yung
    Pino, Jose Luis
    Bhattacharyya, Shuvra S.
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 893 - +
  • [17] Synthesis of Distributed Control Circuits for Dynamic Scheduling across Multiple Dataflow Graphs
    Ota, Sayuri
    Ishiura, Nagisa
    2019 34TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2019), 2019, : 256 - 259
  • [18] Energy efficient software through dynamic voltage scheduling
    Konduri, G
    Goodman, J
    Chandrakasan, A
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 358 - 361
  • [19] Dynamic Dataflow Scheduling and Computation Mapping Techniques for Efficient Depthwise Separable Convolution Acceleration
    Li, Baoting
    Wang, Hang
    Zhang, Xuchong
    Ren, Jie
    Liu, Longjun
    Sun, Hongbin
    Zheng, Nanning
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (08) : 3279 - 3292
  • [20] EFFICIENT MULTICORE SCHEDULING OF DATAFLOW PROCESS NETWORKS
    Yviquel, Herve
    Casseau, Emmanuel
    Wipliez, Matthieu
    Raulet, Mickael
    2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, : 198 - 203
12345