HIGH-PERFORMANCE MCM ROUTING

被引：5

作者：

CHO, JD

SARRAFZADEH, M

SRIRAM, M

KANG, SM

机构：

[1] NORTHWESTERN UNIV,EVANSTON,IL 60201

[2] SAMSUNG ELECT CO LTD,CAE TEAM,KYUNGGI DO,SOUTH KOREA

[3] UNIV ILLINOIS,COORDINATED SCI LAB,VLSI CIRCUITS GRP,URBANA,IL 61801

[4] INTEL CORP,SANTA CLARA,CA 95051

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1993年 / 10卷 / 04期

基金：

美国国家科学基金会;

关键词：

D O I：

10.1109/54.245961

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

To minimize delays and cross talk in multilayer environments, the authors propose a second-order delay model for interconnections and an algorithm for constrained layer assignment. They also introduce a maximal k-color (layer) ordering system that further minimizes inter-/intralayer cross talk and crossings.

引用

页码：27 / 37

页数：11

共 50 条

[41] High-Performance Packet Routing Acceleration for Cloud Systems Using High Bandwidth Memory
Shimizu, Takashi
Hyoudou, Kazuki
Murakawa, Hiroshi
Ishihara, Tomohiro
[J]. IEEE OPEN JOURNAL OF THE COMMUNICATIONS SOCIETY, 2022, 3 : 119 - 126
[42] Comparison of MCM design and packaging alternatives for a 32-bit high-performance processor
Brown, Raymond L.
Bone, Robert L.
[J]. International Journal of Microcircuits and Electronic Packaging, 1994, 17 (03): : 243 - 251
[43] ChipPRISM: clock routing and timing analysis for high-performance CMOS VLSI chips
Ito, Noriyuki
Sugiyama, Hiroyuki
Konno, Tadashi
[J]. Fujitsu Scientific and Technical Journal, 1995, 31 (02): : 180 - 187
[44] Clustering with a high-performance secure routing protocol for mobile ad hoc networks
Srinivas, Maganti
Patnaik, M. Ramesh
[J]. JOURNAL OF SUPERCOMPUTING, 2022, 78 (06): : 8830 - 8851
[45] A length-matching routing algorithm for high-performance printed circuit boards
Ozdal, Muhammet Mustafa
Wong, Martin D. R.
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (12) : 2784 - 2794
[46] On the Impact of Routing Algorithms in the Effectiveness of Queuing Schemes in High-Performance Interconnection Networks
Rocher-Gonzalez, Jose
Escudero-Sahuquillo, Jesus
Garcia, Pedro J.
Quiles, Francisco J.
[J]. 2017 IEEE 25TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2017, : 65 - 72
[47] Low-power and high-performance adaptive routing in on-chip networks
Xiang, Dong
Pan, Qunyang
[J]. CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2019, 1 (02) : 92 - 110
[48] Low-power and high-performance adaptive routing in on-chip networks
Dong Xiang
Qunyang Pan
[J]. CCF Transactions on High Performance Computing, 2019, 1 : 92 - 110
[49] ChipPRISM: Clock routing and timing analysis for high-performance CMOS VLSI chips
Ito, N
Sugiyama, H
Konno, T
[J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1995, 31 (02): : 180 - 187
[50] HARS: A High-PerformAnce Reliable Routing Scheme for 3D NoCs
Zhou, Jun
Li, Huawei
Fang, Yuntan
Wang, Tiancheng
Cheng, Yuanqing
Li, Xiaowei
[J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 393 - 398

← 1 2 3 4 5 →