Towards a Design Space Exploration Methodology for System-on-Chip

被引：0

作者：

Chariete, A. ^{[1
]}

Bakhouya, M. ^{[2
]}

Gaber, J. ^{[1
]}

Wack, M. ^{[1
]}

机构：

[1] Univ Technol Belfort Montbeliard, Rue Thierry Mieg, F-90010 Belfort, France

[2] Int Univ Rabat, Sala El Jadida 11100, Morocco

来源：

CYBERNETICS AND INFORMATION TECHNOLOGIES | 2014年 / 14卷 / 01期

关键词：

System-on-Chip; On-chip interconnect; simulation; performance evaluation; design-space exploration;

D O I：

10.2478/cait-2014-0008

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper provides an overview of a design space exploration methodology for customizing or tuning a candidate OCI architecture, given a resources budget and independent of a particular application traffic pattern. Three main approaches are introduced. The first approach allows customizing the OnChip Interconnect by adding strategic long-rang links, while the second consists in customizing the buffer sizes at each switch according to the traffic. The third approach uses a feedback control-based mechanism for dynamic congestion avoidance. Some results are presented to shed more light on the usefulness of these approaches for System-on-Chip design.

引用

下载

页码：101 / 111

页数：11

共 50 条

[41] Reliability tests for system-on-chip design
Firtat, B
Enoiu, C
Delovsky, G
2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
[42] Configurable and flexible System-on-Chip design
Hu, Hua
Wang, Luke
Xing, Jianguo
DCABES 2006 PROCEEDINGS, VOLS 1 AND 2, 2006, : 1214 - 1218
[43] A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms
Wieferink, A
Kogel, T
Leupers, R
Ascheid, G
Meyr, H
Braun, G
Nohl, A
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1256 - 1261
[44] Power-aware test planning in the early system-on-chip design exploration process
Larsson, E
Peng, Z
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) : 227 - 239
[45] Architecture and design methodology for synthesizable reconfigurable array targeting wireless system-on-chip applications
Zhan, C
Khawam, S
Arslan, T
Lindsay, L
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 93 - 94
[46] FPGA Implementation of a Multilayer Artificial Neural Network using System-on-Chip Design Methodology
Biradar, Ravikant G.
Chatterjee, Abhishek
Mishra, Prabhakar
George, Koshy
2015 INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING AND INFORMATION PROCESSING (CCIP), 2015,
[47] Run-time Resource Allocation for Embedded Multiprocessor System-on-Chip using Tree-based Design Space Exploration
Sinaei, Sima
Pimentel, Andy D.
Fatemi, Omid
2017 12TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2017), 2017,
[48] CODESL: A Framework for System-level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems based on System-on-Chip
Hau, Y. W.
Khalil-Hani, Mohamed
Marsono, M. N.
UKSIM-AMSS FIRST INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION, 2010, : 122 - 127
[49] Network-on-chip: A new paradigm for system-on-chip design
Nurmi, Jari
2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 2 - 6
[50] A methodology for system-level analog design space exploration
De Bernardinis, F
Vincentelli, AS
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 676 - 677

← 1 2 3 4 5 →