Towards a Design Space Exploration Methodology for System-on-Chip

被引：0

作者：

Chariete, A. ^{[1
]}

Bakhouya, M. ^{[2
]}

Gaber, J. ^{[1
]}

Wack, M. ^{[1
]}

机构：

[1] Univ Technol Belfort Montbeliard, Rue Thierry Mieg, F-90010 Belfort, France

[2] Int Univ Rabat, Sala El Jadida 11100, Morocco

来源：

CYBERNETICS AND INFORMATION TECHNOLOGIES | 2014年 / 14卷 / 01期

关键词：

System-on-Chip; On-chip interconnect; simulation; performance evaluation; design-space exploration;

D O I：

10.2478/cait-2014-0008

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper provides an overview of a design space exploration methodology for customizing or tuning a candidate OCI architecture, given a resources budget and independent of a particular application traffic pattern. Three main approaches are introduced. The first approach allows customizing the OnChip Interconnect by adding strategic long-rang links, while the second consists in customizing the buffer sizes at each switch according to the traffic. The third approach uses a feedback control-based mechanism for dynamic congestion avoidance. Some results are presented to shed more light on the usefulness of these approaches for System-on-Chip design.

引用

下载

页码：101 / 111

页数：11

共 50 条

[21] System-on-Chip design methodology for the 3rd millennium ICT products
Paolini, M.
Turolla, M.
CSELT Technical Reports, 2000, 28 (04): : 467 - 476
[22] DESIGN OF CMOS LOW NOISE AMPLIFIER USING AN AUTOMATED SYSTEM-ON-CHIP METHODOLOGY
Ibrahim, Mohamed F.
Arafa, Kawther L.
Farag, Fathi A.
Abdalla, Ibrahim L.
PROCEEDINGS OF 2020 37TH NATIONAL RADIO SCIENCE CONFERENCE (NRSC), 2020, : 181 - 188
[23] System-level co-design methodology based on platform design flow for system-on-chip
Wen, Quan
7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249
[24] On the Use of System-on-Chip Technology in Next-Generation Instruments Avionics for Space Exploration
Iturbe, Xabier
Keymeulen, Didier
Yiu, Patrick
Berisford, Daniel
Carlson, Robert
Hand, Kevin
Ozer, Emre
VLSI-SOC: DESIGN FOR RELIABILITY, SECURITY, AND LOW POWER, 2016, 483 : 1 - 22
[25] A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ECG prototype architectural design space exploration
Al Khatib, Iyad
Poletti, Francesco
Bertozzi, Davide
Benini, Luca
Bechara, Mohamed
Khalifeh, Hasan
Jantsch, Axel
Nabiev, Rustam
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (02)
[26] FARSI: An Early-stage Design Space Exploration Framework to Tame the Domain-specific System-on-chip Complexity
Boroujerdian, Behzad
Jing, Ying
Tripathy, Devashree
Kumar, Amit
Subramanian, Lavanya
Yen, Luke
Lee, Vincent
Venkatesan, Vivek
Jindal, Amit
Shearer, Robert
Reddi, Vijay Janapa
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (02)
[27] SystemC-based HW/SW Co-Simulation Platform for System-on-Chip (SoC) Design Space Exploration
Hau, Y. W.
Khalil-Hani, Mohamed
ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 544 - 549
[28] Imaging system-on-chip: Design and applications
El Gamal, A
2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691
[29] SoCDAL: System-on-chip design accelerator
Ahn, Yongjin
Han, Keesung
Lee, Ganghee
Song, Hyunjik
Yoo, Junhee
Choi, Kiyoung
Feng, Xingguang
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
[30] Asynchronous techniques for system-on-chip design
Martin, Alain J.
Nystroem, Mika
PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1089 - 1120

← 1 2 3 4 5 →