共 50 条
- [42] Embedded tools for a configurable and customizable DSP architecture IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06): : 27 - 35
- [43] Scaleable shadow stack for a configurable DSP concept 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 222 - 227
- [44] SWIFTNET PROTOCOL SUPPORTS MULTIPROCESSOR DSP DEVELOPMENT COMPUTER DESIGN, 1994, 33 (03): : 122 - 122
- [45] Genetic algorithm based DSP multiprocessor scheduling ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 253 - 256
- [46] IMPLEMENTATION OF FFT ALGORITHMS ON DSP MULTIPROCESSOR SYSTEMS TECHNISCHES MESSEN, 1991, 58 (03): : 115 - 121
- [47] A Shared Memory, Parameterized and Configurable in FPGA, for Use in Multiprocessor Systems PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 443 - 447
- [48] Configurable digital data system for simulation and processing of detected events 2005 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2005, : 654 - 657
- [49] PARALLEL PROGRAMMING ON CENJU - A MULTIPROCESSOR SYSTEM FOR MODULAR CIRCUIT SIMULATION NEC RESEARCH & DEVELOPMENT, 1991, 32 (03): : 421 - 429
- [50] SIMULATION OF A MULTIPROCESSOR SWITCHING SYSTEM USING MODEL AGGREGATION. IEEE Transactions on Communications, 1985, COM-33 (04): : 325 - 329