HIGH-SPEED AND LOW-POWER CONSUMPTION DMT INTEGRATED-CIRCUITS BASED ON DIRECT-COUPLED FET LOGIC-CIRCUITS

被引：0
|
作者：
FUJII, M
HIDA, H
TSUKADA, Y
OGAWA, Y
KOHNO, M
SHIBAHARA, K
TOYOSHIMA, H
SHIMIZU, K
MISAKI, T
机构：
来源：
1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：113 / 116
页数：4
相关论文
共 50 条
  • [31] A NONCONTACT ELECTROOPTIC PROBER FOR HIGH-SPEED INTEGRATED-CIRCUITS
    VALDMANIS, JA
    PEI, SS
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C116 - C116
  • [32] HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS FOR SSC APPLICATIONS
    NEWCOMER, FM
    VANBERG, R
    VANDERSPIEGEL, J
    WILLIAMS, HH
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1989, 283 (03): : 806 - 809
  • [33] VLSI circuits for low-power high-speed asynchronous addition
    Perri, S
    Corsonello, P
    Cocorullo, G
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 608 - 613
  • [34] Design criterion for high-speed low-power SC circuits
    Amoroso, F. A.
    Pugliese, A.
    Cappuccino, G.
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (10) : 1067 - 1078
  • [35] Impact of strain on the design of low-power high-speed circuits
    Ramakrishnan, H.
    Maharatna, K.
    Chattopadhyay, S.
    Yakovlev, A.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1153 - +
  • [36] Low-power BiCMOS circuits for high-speed interchip communication
    Elrabaa, MS
    Elmasry, MI
    Malhi, DS
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 604 - 609
  • [37] HIGH-SPEED LOW-POWER DIRECT-COUPLED COMPLEMENTARY PUSH-PULL ECL CIRCUIT
    CHUANG, CT
    CHIN, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (07) : 836 - 839
  • [38] High-speed and low-power ECL circuits design based on BiCMOS technology
    Wisetphanichkij, S
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    [J]. APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
  • [39] A 1-MU-M POLYSILICON SELF-ALIGNING BIPOLAR PROCESS FOR LOW-POWER HIGH-SPEED INTEGRATED-CIRCUITS
    KABZA, H
    EHINGER, K
    MEISTER, TF
    MEUL, HW
    WEGER, P
    KERNER, I
    MIURAMATTAUSCH, M
    SCHREITER, R
    HARTWIG, D
    REISCH, M
    OHNEMUS, M
    KOPL, R
    WENG, J
    KLOSE, H
    SCHABER, H
    TREITINGER, L
    [J]. IEEE ELECTRON DEVICE LETTERS, 1989, 10 (08) : 344 - 346
  • [40] A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology
    Garg, Sandeep
    Gupta, Tarun K.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
12345