Fault Tolerant System Design using Evolved Virtual Reconfigurable Circuit

被引:0
|
作者
Dhanasekaran, D. [1 ]
Bagan, K. Boopathy [2 ]
Ravi, S. [3 ]
机构
[1] SVCE, Pennalur 602105, Sriperumbudur, India
[2] Madras Inst Technol, Madras 44, Tamil Nadu, India
[3] Dr MGR Deemed Univ, ECE Dept, Madras 95, Tamil Nadu, India
关键词
Virtual Reconfigurable circuit; Evolvable hardware; Sensor validation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A majority of applications require cooperation of two or more independently designed, separately located, but mutually affecting subsystems. In addition to good behavior of each of the subsystems, an effective coordination is very important to achieve the desired overall performance. However, such a co-ordination is very difficult to attain mainly due to the lack of precise system models and/or dynamic parameters. In such situations, the evolvable hardware (EHW) techniques, which can achieve the sophisticated level of information processing the brain is capable of, can excel. In this paper, a new virtual reconfigurable circuit based sensor validation scheme using the techniques of evolved operators is presented. The idea of this work is to develop a system that is tolerant to sensor failures (fault tolerance) by utilizing multiple sensor inputs connected to a programmable VLSI chip. The approach chosen here is based on functional level evolution whose architecture contains many nonlinear functions and uses an evolutionary algorithm to evolve the best configuration. The system is tested for its effectiveness by choosing a real-time process control plant with three input sensors and introducing different sensor failures such as: sensor fails as open circuit, sensor fails as short circuit, noise added to individual sensors, multiple sensor failure etc.. In each case the mean square error is computed and used as the performance index.
引用
收藏
页码:64 / 72
页数:9
相关论文
共 50 条
  • [1] Design and Simulation of Virtual Reconfigurable Circuit for a Fault Tolerant System
    Srivastava, Atul K.
    Gupta, Amav
    Chaturvedi, Saurabh
    Rastogi, Vasu
    [J]. 2014 RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2014,
  • [2] Fault tolerant dynamic antenna array in smart antenna system using evolved virtual reconfigurable circuit
    Dhanasekaran, D.
    Bagan, K. Boopathy
    [J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 77 - +
  • [3] Evolving virtual reconfigurable circuit for a fault tolerant system
    Kumar, P. Nirmal
    Anandhi, S.
    Perinbam, J. Raja Paul
    [J]. 2007 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-10, PROCEEDINGS, 2007, : 1555 - 1561
  • [4] Fault Tolerant Circuit Design using Evolutionary Algorithms
    Wu, Huicong
    [J]. JOURNAL OF COMPUTERS, 2014, 9 (01) : 95 - 100
  • [5] Reconfigurable Fault Tolerant Avionics System
    Ibrahim, Mohamed Mahmoud
    Asami, Kenichi
    Cho, Mengu
    [J]. 2013 IEEE AEROSPACE CONFERENCE, 2013,
  • [6] Fault tolerant Reconfigurable Hardware Design using BIST on SRAM: A Review
    Pundir, Aditya Kumar Singh
    Sharma, Om Prakash
    [J]. PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
  • [7] Fault tolerant control system synthesis using imprecise fault identification and reconfigurable control
    Jiang, J
    Zhao, Q
    [J]. JOINT CONFERENCE ON THE SCIENCE AND TECHNOLOGY OF INTELLIGENT SYSTEMS, 1998, : 169 - 174
  • [8] Reconfigurable Fault-Tolerant System Sychronization
    Balach, Jan
    Novak, Ondrej
    [J]. 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 817 - 820
  • [9] Fault injection and simulation for fault tolerant reconfigurable duplex system
    Kubalik, Pavel
    Kvasnicka, Jiri
    Kubatova, Hana
    [J]. PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 357 - +
  • [10] A Fault-Tolerant Combinational Circuit Design
    Ostanin, S.
    Kirienko, I.
    Lavrov, V.
    [J]. PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,