GRAPH-OPTIMIZATION TECHNIQUES FOR IC LAYOUT AND COMPACTION

被引：21
|
作者：
KEDEM, G [1 ]
WATANABE, H [1 ]
机构：
[1] UNIV ROCHESTER,DEPT COMP SCI,ROCHESTER,NY 14627
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1984年 / 3卷 / 01期
关键词：
D O I：
10.1109/TCAD.1984.1270052
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：12 / 20
页数：9
相关论文
共 50 条
  • [1] ZONE-REFINING TECHNIQUES FOR IC LAYOUT COMPACTION
    SHIN, HC
    SANGIOVANNIVINCENTELLI, AL
    SEQUIN, CH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (02) : 167 - 179
  • [2] A novel general graph-based simplex algorithm applied to IC layout compaction and migration
    Said, Hazern
    Abbas, Hazern M.
    Shahein, Hussein I.
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 241 - +
  • [3] Physarum-Inspired Applications in Graph-Optimization Problems
    Zhang, Xiaoge
    Mahadevan, Sankaran
    Deng, Yong
    PARALLEL PROCESSING LETTERS, 2015, 25 (01)
  • [4] Optimal Graph Constraint Reduction for Symbolic Layout Compaction
    Pan, Peichen
    Dong, Sai-Keung
    Liu, C.L.
    Algorithmica (New York), 1997, 18 (04): : 560 - 574
  • [5] NEURAL NETWORK ON 2-DIMENSIONAL IC LAYOUT COMPACTION
    WANG, LY
    CHEN, KN
    LAI, YT
    LIU, BD
    ELECTRONICS LETTERS, 1992, 28 (14) : 1297 - 1298
  • [6] A HIERARCHICAL GRAPH ORIENTED COMPACTION SYSTEM FOR SYMBOLIC LAYOUT
    DELANGE, JSJ
    DELANGE, AAJ
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 57 - 60
  • [7] Optimal graph constraint reduction for symbolic layout compaction
    Pan, P
    Dong, SK
    Liu, CL
    ALGORITHMICA, 1997, 18 (04) : 560 - 574
  • [8] Optimal Graph Constraint Reduction for Symbolic Layout Compaction
    Peichen Pan
    Sai-keung Dong
    C. L. Liu
    Algorithmica, 1997, 18 : 560 - 574
  • [9] Global optimization algorithms for chip layout and compaction
    Dorneich, Michael C.
    Sahinidis, Nikolaos V.
    Engineering Optimization, 25 (02):
  • [10] GLOBAL OPTIMIZATION ALGORITHMS FOR CHIP LAYOUT AND COMPACTION
    DORNEICH, MC
    SAHINIDIS, NV
    ENGINEERING OPTIMIZATION, 1995, 25 (02) : 131 - 154
12345