A PNPN tunnel field-effect transistor with high-k gate and low-k fringe dielectrics

被引：11

作者：

Ning, Cui ^{[1
]}

Liang Renrong ^{[1
]}

Jing, Wang ^{[1
]}

Wei, Zhou ^{[1
]}

Jun, Xu ^{[1
]}

机构：

[1] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Inst Microelect, Beijing 100084, Peoples R China

来源：

JOURNAL OF SEMICONDUCTORS | 2012年 / 33卷 / 08期

基金：

中国国家自然科学基金;

关键词：

TFET; subthreshold swing; high-k dielectric; low-k dielectric; fringe electric field;

D O I：

10.1088/1674-4926/33/8/084004

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

A PNPN tunnel field effect transistor (TFET) with a high-k gate dielectric and a low-k fringe dielectric is introduced. The effects of the gate and fringe electric fields on the TFET's performance were investigated through two-dimensional simulations. The results showed that a high gate dielectric constant is preferable for enhancing the gate control over the channel, while a low fringe dielectric constant is useful to increase the band-to-band tunneling probability. The TFET device with the proposed structure has good switching characteristics, enhanced on-state current, and high process tolerance. It is suitable for low-power applications and could become a potential substitute in next-generation complementary metal-oxide-semiconductor technology.

引用

页数：6

共 50 条

[31] Reliability issues for high-k gate dielectrics
Oates, AS
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 923 - 926
[32] The search continues for high-k gate dielectrics
Demmin, JC
SOLID STATE TECHNOLOGY, 2001, 44 (02) : 46 - +
[33] Electrical characterization of high-k gate dielectrics
Ma, TP
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 361 - 365
[34] Opportunities and challenges for high-k gate dielectrics
Ma, TP
IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 1 - 4
[35] Process technology - Gate dielectrics - SiON and high-k dielectrics
Martin, F.
Lee, J.
Technical Digest - International Electron Devices Meeting, 2000,
[36] Low voltage SILC Analysis for High-k/Metal Gate Dielectrics
Rahim, N.
Misra, D.
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 283 - 287
[37] Device physics and design of hetero-gate dielectric tunnel field-effect transistors with different low/high-k EOT ratios
Chun-Hsing Shih
Nguyen Dang Chien
Huy-Duy Tran
Phan Van Chuan
Applied Physics A, 2020, 126
[38] Device physics and design of hetero-gate dielectric tunnel field-effect transistors with different low/high-k EOT ratios
Shih, Chun-Hsing
Nguyen Dang Chien
Huy-Duy Tran
Phan Van Chuan
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (01):
[39] Low-operating voltage organic field-effect transistors with high-k cross-linked cyanoethylated pullulan polymer gate dielectrics
Xu, Wentao
Rhee, Shi-Woo
JOURNAL OF MATERIALS CHEMISTRY, 2009, 19 (29) : 5250 - 5257
[40] Impact of Gate Length on the Performance of a Junctionless Dual Metal Transistor with High-k dielectrics
Pravin, Charles
Nirmal, D.
Prajoon, P.
Sharma, Altrin
Menokey, Anuja M.
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 291 - 294

← 1 2 3 4 5 →