LOCALIZATION OF FAULTS IN DIGITAL CIRCUITS

被引：0
|
作者：
GROBMAN, DM
机构：
来源：
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1983年 / 02期
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：79 / 84
页数：6
相关论文
共 50 条
  • [21] Test method based on neural network for crosstalk faults in digital circuits
    Pan Zhongliang
    Chen Ling
    Zhang Guangzhao
    [J]. FIFTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, 2009, 7133
  • [22] Robustness to Faults Promotes Evolvability: Insights from Evolving Digital Circuits
    Milano, Nicola
    Nolfi, Stefano
    [J]. PLOS ONE, 2016, 11 (07):
  • [23] A multiple faults test approach for digital circuits using neural networks
    Pan, ZL
    Chen, L
    Chen, GJ
    [J]. 2002 3RD INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2002, : 871 - 874
  • [24] Using a pulsed supply voltage for delay faults testing of digital circuits in a digital oscillation environment
    Vermaak, HJ
    Kerkhoff, HG
    Jordaan, GD
    [J]. 2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 47 - 52
  • [25] Fault Collapsing For Digital Circuits Based On Relations Between Stuck-At Faults
    Grigoryan, Tigranuhi
    Malkhasyan, Heghineh
    Mushyan, Gevorg
    Vardanian, Valery
    [J]. TENTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGIES REVISED SELECTED PAPERS CSIT-2015, 2015, : 15 - 18
  • [26] Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults
    Strnadel, Josef
    [J]. 2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 111 - 114
  • [27] Quest for a Quantum Search Algorithm for Testing Stuck-at Faults in Digital Circuits
    Venkatasubramanian, Muralidharan
    Agrawal, Vishwani D.
    [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 127 - 132
  • [28] A multiple faults test generation algorithm based on neural networks for digital circuits
    Meng Xiang
    Hang Zhigang
    Zhao Ying
    Qu Pingping
    [J]. ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 115 - 118
  • [29] Fault Detection of Bridging Faults in Digital Circuits by Shared Binary Decision Diagram
    Chen Ling
    Pan Zhongliang
    [J]. ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1235 - 1240
  • [30] How faults can be simulated in self-testable VLSI digital circuits?
    Bojanowicz, D
    [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 180 - 183
12345