MODELING OF MULTICONDUCTOR BUSES AND ANALYSIS OF CROSSTALK, PROPAGATION DELAY, AND PULSE DISTORTION IN HIGH-SPEED GAAS LOGIC-CIRCUITS

被引：22

作者：

GHIONE, G ^{[1
]}

MAIO, I ^{[1
]}

VECCHI, G ^{[1
]}

机构：

[1] POLITECN TORINO,DEPT ELECTR,I-10129 TORINO,ITALY

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 1989年 / 37卷 / 03期

关键词：

D O I：

10.1109/22.21614

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：445 / 456

页数：12

共 50 条

[41] Current-density centric logical effort delay model for high-speed current-mode logic circuits
Hu, Y.
Bashirullah, R.
ELECTRONICS LETTERS, 2011, 47 (16) : 906 - 907
[42] A SELF-BIASED FEEDBACK-CONTROLLED PULL-DOWN EMITTER FOLLOWER FOR HIGH-SPEED LOW-POWER BIPOLAR LOGIC-CIRCUITS
SHIN, HJ
IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (05) : 853 - 858
[43] A SELF-BIASED FEEDBACK-CONTROLLED PULL-DOWN EMITTER FOLLOWER FOR HIGH-SPEED LOW-POWER BIPOLAR LOGIC-CIRCUITS
SHIN, HJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (04) : 523 - 528
[44] Modeling the delay propagation dynamics in high-speed railway networks with a traffic-driven SIS epidemic model
Sheng, Kai
Feng, Shuangyin
Pu, Cunlai
Ding, Shuxin
INTERNATIONAL JOURNAL OF MODERN PHYSICS C, 2025, 36 (07):
[45] HIGH-SPEED PULSE CIRCUITS OBTAINED BY COMPUTER-AIDED NONLINEAR ANALYSIS OF STEP-RECOVERY DIODES
JUNGMEIS.HG
SCHMIDT, D
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (04) : 135 - &
[46] Analysis of risk factors affecting delay of high-speed railway in China based on Bayesian network modeling
Wang, Jing
Peng, Yichuan
Lu, Jian
Jiang, Yuming
JOURNAL OF TRANSPORTATION SAFETY & SECURITY, 2022, 14 (06) : 1022 - 1043
[47] Analysis of Common-Mode Noise for Weakly Coupled Differential Serpentine Delay Microstrip Line in High-Speed Digital Circuits
Shiue, Guang-Hwa
Shiu, Jia-Hung
Tsai, Yi-Chin
Hsu, Che-Ming
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (03) : 655 - 666
[48] Joint Channel Characteristics in High-Speed Railway Multi-Link Propagation Scenarios: Measurement, Analysis, and Modeling
Zhou, Tao
Tao, Cheng
Salous, Sana
Liu, Liu
IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2019, 20 (06) : 2367 - 2377
[49] Breaking the power-delay tradeoff: Design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage
Badel, Stephane
Leblebici, Yusuf
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1871 - 1874
[50] Analysis and Design of Crosstalk Noise Reduction for Coupled Striplines Inserted Guard Trace with an Open-Stub on Time-Domain in High-Speed Digital Circuits
Shiue, Guang-Hwa
Shiu, Jia-Hung
Chiu, Po-Wei
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (10): : 1573 - 1582

← 1 2 3 4 5 →