PROCESSOR TESTABILITY AND DESIGN CONSEQUENCES

被引:0
|
作者
ROBACH, C
SAUCIER, G
LEBRUN, J
机构
[1] UNIV GRENOBLE, ENSIMAG, GRENOBLE, FRANCE
[2] CII, LES CLAYES SOUS BOIS, FRANCE
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:645 / 652
页数:8
相关论文
共 50 条
  • [1] Arithmetic test and design-for-testability for FFT processor
    Xiao, Jixue
    Chen, Guangju
    Xie, Yongle
    [J]. Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2007, 28 (04): : 657 - 662
  • [3] A VLSI COMMUNICATION PROCESSOR DESIGNED FOR TESTABILITY
    SACARISEN, SP
    STAMBAUGH, MA
    LOU, PW
    KHOSROVI, A
    CHANG, KS
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 172 - &
  • [4] A design for testability of non-volatile memory reliability test for automotive embedded processor
    Chuang, Chung
    Wu, Chun-Yen
    Hsu, Chi-Chun
    Huang, Li-Ren
    Cheng, Wei-Min
    Hsieh, Wen-Dar
    [J]. 2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 372 - 375
  • [5] DESIGN FOR TESTABILITY
    WRITER, PL
    [J]. IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1976, 12 (02) : 304 - 304
  • [6] DESIGN FOR TESTABILITY
    不详
    [J]. IEE PROCEEDINGS-A-SCIENCE MEASUREMENT AND TECHNOLOGY, 1985, 132 (04): : 241 - 248
  • [7] DESIGN FOR TESTABILITY
    SCRUPSKI, SE
    [J]. ELECTRONIC DESIGN, 1991, 39 (12) : 14 - 14
  • [8] AUTOMATIC DESIGN FOR TESTABILITY VIA TESTABILITY MEASURES
    CHEN, TH
    BREUER, MA
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (01) : 3 - 11
  • [9] DESIGN FOR TESTABILITY - A SURVEY
    WILLIAMS, TW
    PARKER, KP
    [J]. PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 98 - 112
  • [10] DESIGN FOR TESTABILITY II
    VIERHAUS, HT
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 477 - 477