共 50 条
- [41] Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault model XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 51 - 54
- [44] Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design Journal of Electronic Testing, 2018, 34 : 53 - 65
- [45] AN ALGORITHM TO GENERATE COMPLETE TEST SETS FOR STUCK-AT FAULTS IN COMBINATIONAL LOGIC-CIRCUITS JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1988, 325 (01): : 133 - 142
- [46] AN ALGORITHM FOR STUCK-AT FAULT COVERAGE ANALYSIS OF COMBINATIONAL AND SEQUENTIAL LOGIC-CIRCUITS JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1989, 326 (02): : 221 - 233
- [47] Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (01): : 53 - 65
- [48] Stuck-at fault detection, controllability and observability functions of the combinational circuit gate pole VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2015, 30 (01): : 77 - 86
- [50] Extracting precise diagnosis of bridging faults from stuck-at fault information ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 230 - 235