A Reconfigurable FIR Filter System

被引：0

作者：

Xu, Guosheng ^{[1
]}

机构：

[1] Weifang Univ, Weifang 261061, Peoples R China

来源：

JOURNAL OF COMPUTERS | 2013年 / 8卷 / 07期

关键词：

finite impulse response digital filter; reconfigurable coefficient; Data-sampling;

D O I：

10.4304/jcp.8.7.1841-1846

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Introduced a practical reconfigurable FIR filter system. According to the filter specialties, the filter coefficients are calculated by the computer. And the configured coefficients of the multistage FIR filter are downloaded to the chip. The filtering computing is completed by the FPGA. All these make virtual value of voltage and current more accurate and steady, so reseach on FIR filter Algorithms is the emphases and difficulty. The performance testing and application examples are given to verify this system.

引用

页码：1841 / 1846

页数：6

共 50 条

[41] FPGA Synthesis of Area Efficient Data Path for Reconfigurable FIR Filter
Saranya, R.
Pradeep, C.
[J]. 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 349 - 353
[42] Efficient realization of reconfigurable FIR filter using the new coefficient representation
Sadeghipour, K. D.
Abbaszadeh, A.
[J]. IEICE ELECTRONICS EXPRESS, 2011, 8 (12): : 902 - 907
[43] High Performance Reconfigurable FIR Filter Architecture Using Optimized Multiplier
J. L. Mazher Iqbal
S. Varadarajan
[J]. Circuits, Systems, and Signal Processing, 2013, 32 : 663 - 682
[44] High Performance Reconfigurable FIR Filter Architecture Using Optimized Multiplier
Iqbal, J. L. Mazher
Varadarajan, S.
[J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (02) : 663 - 682
[45] A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications
Mohanty, Basant Kumar
Meher, Pramod Kumar
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 444 - 452
[46] Low power and Area Efficient Reconfigurable FIR Filter implementation in FPGA
Gunasekaran, K.
Manikandan, M.
[J]. 2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 300 - 303
[47] A low-power digit-based reconfigurable FIR filter
Chen, Kuan-Hung
Chiueh, Tzi-Dar
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) : 617 - 621
[48] An RNS Based Reconfigurable FIR Filter Design Using Shift and Add Approach
Kotha, Srinivasa Reddy
Bajaj, Sumit
Kumar, Sahoo Subhendu
[J]. 2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 640 - 645
[49] New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation
Ali, Naushad
Garg, Bharat
[J]. VLSI DESIGN AND TEST, 2017, 711 : 519 - 532
[50] Design and implementation of DA-Based Reconfigurable FIR Digital Filter on FPGA
Bhagyalakshmi, N.
Rekha, K. R.
Nataraj, K. R.
[J]. 2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 214 - 217

← 1 2 3 4 5 →