The Hardware Design of Parameter-Adjustable FIR Filter System

被引:0
|
作者
Xu, Guosheng [1 ]
机构
[1] Weifang Univ, Weifang 261061, Peoples R China
关键词
finite impulse response digital filter; reconfigurable coefficient; hardware design;
D O I
10.4304/jcp.8.5.1371-1375
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This design using FPGA parallel architecture, high computing speed and high-speed reliability of USB2.0 interface, designed an FPGA + USB2.0 + computer FIR digital filter system, organically combining the speed of FPGA and flexibility of Computer through USB2.0 bus. The results demonstrated that the coefficients configuring of the system is easy, which can adjust the filter coefficients flexibly according to the actual demand, that it can effectively filter out the noise signals.
引用
收藏
页码:1371 / 1375
页数:5
相关论文
共 50 条
  • [1] An Adjustable Window Function To Design An FIR Filter
    Shil, Mitun
    Rakshit, Hrishi
    Ullah, Hadaate
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON IMAGING, VISION & PATTERN RECOGNITION (ICIVPR), 2017,
  • [2] Reducing hardware requirement in FIR filter design
    Soderstrand, MA
    Johnson, LG
    Arichanthiran, H
    Hoque, MD
    Elangovan, R
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3275 - 3278
  • [3] FIR Filter Design Methodology for Hardware Optimized Implementation
    Mehboob, Rizwana
    Khan, Shoab A.
    Qamar, Rabia
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (03) : 1669 - 1673
  • [4] Hardware-efficient pipelined programmable FIR filter design
    Chang, TS
    Jen, CW
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (06): : 227 - 232
  • [5] FIR Filter Design Using an Adjustable Spectral Efficient Window Function
    Karmaker, Tapash
    Anower, Md. Shamim
    Habib, Md. Ahasan
    [J]. 2017 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2017,
  • [6] An Adjustable Novel Window Function with its Application to FIR Filter Design
    Rakshit, Hrishi
    Ullah, Muhammad Ahsan
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION ENGINEERING (ICCIE), 2015, : 36 - 41
  • [7] Hardware efficient FIR filter structures from linear program design constraints
    Sienski, K
    Legako, M
    [J]. 1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 1280 - 1282
  • [8] FIR Filter Design Approach for Reduced Hardware with Order Optimization and Coefficient Quantization
    Agarwal, Dhruv
    Reddy, Srinivasa K.
    Sahoo, S. K.
    [J]. 2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 293 - 296
  • [9] Design of hardware efficient FIR filter: A review of the state-of-the-art approaches
    Chandra, Abhijit
    Chattopadhyay, Sudipta
    [J]. ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (01): : 212 - 226
  • [10] FIR DIGITAL-FILTER DESIGN WITH VARIABLE PARAMETER WINDOW FAMILIES
    PRABHU, KMM
    BAGAN, KB
    [J]. JOURNAL OF THE INSTITUTION OF ELECTRONIC AND RADIO ENGINEERS, 1988, 58 (06): : 295 - 298