共 50 条
- [31] On the (non-)resetability of synchronous sequential circuits [J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 240 - 245
- [33] Hybrid fault simulation for synchronous sequential circuits [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (03): : 219 - 238
- [34] Partially detectable faults in synchronous sequential circuits [J]. AFRICON '96 - 1996 IEEE AFRICON : 4TH AFRICON CONFERENCE IN AFRICA, VOLS I & II: ELECTRICAL ENERGY TECHNOLOGY; COMMUNICATION SYSTEMS; HUMAN RESOURCES, 1996, : 795 - 800
- [35] CLASSIFICATION OF FAULTS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) : 1066 - 1077
- [36] On removing redundant faults in synchronous sequential circuits [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 168 - 175
- [37] Towards the realization of synchronous sequential biological circuits [J]. MCBC'09: PROCEEDINGS OF THE 10TH WSEAS INTERNATIONAL CONFERENCE ON MATHEMATICS AND COMPUTERS IN BIOLOGY AND CHEMISTRY, 2009, : 136 - +
- [38] ENUMERATION OF TESTS FOR SEQUENTIAL-CIRCUITS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1991, (05): : 78 - 84
- [39] Non-scan design for testability for synchronous sequential circuits based on conflict analysis [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 520 - 529
- [40] Design of totally self-checking code-disjoint synchronous sequential circuits [J]. DEPENDABLE COMPUTING - EDCC-3, 1999, 1667 : 251 - 266