共 50 条
- [21] CERTIFICATION OF ALGORITHM-60 - ROMBERG INTEGRATION [J]. COMMUNICATIONS OF THE ACM, 1962, 5 (03) : 168 - 168
- [22] TAGGED SYSTOLIC ARRAYS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (05): : 289 - 294
- [26] Digital integrator design using recursive Romberg integration rule and fractional sample delay [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2726 - 2729
- [27] DESIGNING SYSTOLIC ARRAYS USING DIGIT-SERIAL ARITHMETIC [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (01): : 62 - 65
- [30] FAULT TOLERANCE IN LINEAR SYSTOLIC ARRAYS USING TIME REDUNDANCY [J]. PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : 311 - 320