CHIP ARCHITECTURES FOR PARALLEL PROCESSING

被引:0
|
作者
DETTMER, R
机构
来源
ELECTRONICS AND POWER | 1985年 / 31卷 / 03期
关键词
D O I
10.1049/ep.1985.0152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:227 / 231
页数:5
相关论文
共 50 条
  • [42] Reconfigurable architectures for parallel execution of image processing tasks
    Gorgon, M.
    OPTO-ELECTRONICS REVIEW, 2007, 15 (04) : 196 - 201
  • [43] ANALYSIS OF PARALLEL PROCESSING ARCHITECTURES FOR DATABASE-SYSTEMS
    LAKSHMI, MS
    YU, PS
    PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I83 - I90
  • [44] Two Architectures for Parallel Processing of Huge Amounts of Text
    Kattenberg, Mathijs
    Beloki, Zuhaitz
    Soroa, Aitor
    Artola, Xabier
    Fokkens, Antske
    Huygen, Paul
    Verstoep, Kees
    LREC 2016 - TENTH INTERNATIONAL CONFERENCE ON LANGUAGE RESOURCES AND EVALUATION, 2016, : 4513 - 4519
  • [45] PARALLEL PROCESSING ALGORITHMS AND ARCHITECTURES FOR REAL-TIME SIGNAL-PROCESSING
    SPEISER, JM
    WHITEHOUSE, HJ
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1981, 298 : 2 - 9
  • [46] Bit Plane Slicing Chip Using Parallel Processing in Image Processing
    Kumar, Adesh
    NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2024, 47 (03): : 261 - 266
  • [47] Multigrain parallel processing on compiler cooperative chip multiprocessor
    Kimura, K
    Wada, Y
    Nakano, H
    Kodaka, T
    Shirako, J
    Ishizaka, K
    Kasahara, H
    9TH ANNUAL WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2005, : 11 - 20
  • [48] PARALLEL PROCESSING ARCHITECTURES AND APPLICATIONS FOR REAL-TIME CONTROL
    FLEMING, P
    JONES, D
    JONES, S
    PROCEEDINGS OF THE 1989 AMERICAN CONTROL CONFERENCE, VOLS 1-3, 1989, : 2708 - 2714
  • [49] Optimisation Techniques for Multicore Architectures and Parallel Processing using OpenMP
    Ataullah, Sara Tabassum
    Siddique, Mohammed
    2021 INTERNATIONAL CONFERENCE ON DECISION AID SCIENCES AND APPLICATION (DASA), 2021,
  • [50] Parallel architectures for processing high speed network signaling protocols
    Ghosal, D
    Lakshman, TV
    Huang, YN
    IEEE-ACM TRANSACTIONS ON NETWORKING, 1995, 3 (06) : 716 - 728