Parallel/pipeline multiprocessor architectures for SAR data processing

被引：0
|
作者：
机构：
[1] Albrizio, Rosa
[2] Mazzone, Albino
[3] Veneziani, Nicola
[4] Aloisio, Giovanni
来源：
Albrizio, Rosa | 1600年 / 02期
关键词：
Parallel/Pipeline Multiprocessor Architecture;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] PARALLEL PIPELINE MULTIPROCESSOR ARCHITECTURES FOR SAR DATA-PROCESSING
    ALBRIZIO, R
    MAZZONE, A
    VENEZIANI, N
    ALOISIO, G
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1991, 2 (06): : 635 - 642
  • [2] Parallel Pipeline on Heterogeneous Multi-Processing Architectures
    Rodriguez, Andres
    Navarro, Angeles
    Asenjo, Rafael
    Vilches, Antonio
    Corbera, Francisco
    Garzaran, Maria
    2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 3, 2015, : 166 - 171
  • [3] Pipeline synchronization in data parallel processing
    张冠松
    李晓明
    Science Bulletin, 1996, (02) : 163 - 168
  • [4] Pipeline synchronization in data parallel processing
    Zhang, GS
    Li, XM
    CHINESE SCIENCE BULLETIN, 1996, 41 (02): : 163 - 168
  • [5] PARALLEL AND PIPELINE ARCHITECTURES FOR 2-D BLOCK PROCESSING
    AZIMISADJADI, MR
    ROSTAMPOUR, AR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (03): : 443 - 448
  • [6] MODELS OF PARALLEL DATA-PROCESSING IN MULTIPROCESSOR COMPUTING SYSTEMS
    ANDON, FI
    POLYACHENKO, BE
    GUNKO, OL
    CYBERNETICS, 1989, 25 (04): : 421 - 430
  • [7] Parallel simulation of chip-multiprocessor architectures
    Chidester, Matthew
    George, Alan
    ACM Transactions on Modeling and Computer Simulation, 2002, 12 (03): : 176 - 200
  • [8] A multiprocessor cache for massively parallel SoC architectures
    Niemann, Jorg-Christian
    LiB, Christian
    Porrmann, Mario
    Rueckert, Ulrich
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 83 - +
  • [9] Parallel and multiprocessor vision system architectures - Preface
    Bourbakis, NG
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 1998, 12 (03) : 263 - 264
  • [10] A CHIP SET FOR PIPELINE AND PARALLEL PIPELINE FFT ARCHITECTURES
    SZWARC, V
    DESORMEAUX, L
    WONG, W
    YEUNG, CPS
    CHAN, CH
    KWASNIEWSKI, TA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (03): : 253 - 265
12345