Parallel/pipeline multiprocessor architectures for SAR data processing

被引：0
|
作者：
机构：
[1] Albrizio, Rosa
[2] Mazzone, Albino
[3] Veneziani, Nicola
[4] Aloisio, Giovanni
来源：
Albrizio, Rosa | 1600年 / 02期
关键词：
Parallel/Pipeline Multiprocessor Architecture;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] CHIP ARCHITECTURES FOR PARALLEL PROCESSING
    DETTMER, R
    ELECTRONICS AND POWER, 1985, 31 (03): : 227 - 231
  • [22] PERFORMANCE OF PIPELINE AND PARALLEL ARCHITECTURES FOR COMMUNICATION PROCESSORS
    REDDI, AV
    COMPUTER PERFORMANCE, 1984, 5 (02): : 102 - 107
  • [23] Parallel strategies for SAR processing
    Segoviano, JA
    PASSIVE OPTICAL REMOTE SENSING OF THE ATMOSPHERE AND CLOUDS IV, 2004, 5652 : 174 - 181
  • [24] MULTIPROCESSOR ARCHITECTURES
    VANKHAI, T
    REVUE TECHNIQUE THOMSON-CSF, 1979, 11 (02): : 303 - 325
  • [25] DATA ACQUISITION AND PROCESSING OF PARALLEL FREQUENCY SAR BASED ON COMPRESSIVE SENSING
    You, Y. N.
    Xu, H. P.
    Li, C. S.
    Zhang, L. Q.
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2012, 133 : 199 - 215
  • [26] Multiprocessor architectures tackle tough processing demands - Optimize power and performance with a multiprocessor SOC approach
    Sano, B
    Sundaresan, A
    EDN, 2006, 51 (08) : 89 - +
  • [27] Heterogeneous Chip Multiprocessor Architectures for Big Data Applications
    Homayoun, Houman
    PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), 2016, : 400 - 405
  • [28] Parallel processing architectures for reconfigurable systems
    Vissers, KA
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 396 - 397
  • [29] Parallel Processing in Network Processor Architectures
    Hagenau, Rainer
    Doering, Andreas C.
    IT-INFORMATION TECHNOLOGY, 2005, 47 (03): : 123 - 131
  • [30] Parallel architectures for optoelectronic VLSI processing
    Fey, D
    Grimm, G
    Erhard, W
    OPTOELECTRONIC INTERCONNECTS VI, 1999, 3632 : 57 - 68
12345