PERFORMANCE TRADEOFFS IN MULTITHREADED PROCESSORS

被引:50
|
作者
AGARWAL, A
机构
[1] Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, MA
关键词
CACHE MEMORIES; INTERCONNECTION NETWORKS; MULTIPROCESSORS; MULTITHREADING; PARALLEL PROCESSING; PERFORMANCE ANALYSIS; PIPELINED PROCESSOR; RAPID CONTEXT SWITCHING;
D O I
10.1109/71.159037
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High network latencies in large-scale multiprocessors can cause a significant drop in processor utilization. By maintaining multiple process contexts in hardware and switching among them in a few cycles, multithreaded processors can overlap computation with memory accesses and reduce processor idle time. This paper presents an analytical performance model for multithreaded processors that includes cache interference, network contention, context-switching overhead, and data-sharing effects. The model is validated through our own simulations and by comparison with previously published simulation results. Our results indicate that processors can substantially benefit from multithreading, even in systems with small caches, provided sufficient network bandwidth exists. Caches that are much larger than the working-set sizes of individual processes yield close to full processor utilization with as few as two to four contexts. Smaller caches require more contexts to keep the processor busy, while caches that are comparable in size to the working-sets of individual processes cannot achieve a high utilization regardless of the number of contexts. Increased network contention due to multithreading has a major effect on performance. The available network bandwidth and the context-switching overhead limits the best possible utilization.
引用
收藏
页码:525 / 539
页数:15
相关论文
共 50 条
  • [41] Design tradeoffs for embedded network processors
    Wolf, T
    Franklin, MA
    TRENDS IN NETWORK AND PERVASIVE COMPUTING - ARCS 2002, 2002, 2299 : 149 - 164
  • [42] Performance of simultaneous multithreaded multimedia-enhanced processors for MPEG-2 video decompression
    Oehring, H
    Sigmund, U
    Ungerer, T
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (11) : 1033 - 1046
  • [43] Hyperheuristics for explicit resource partitioning in simultaneous multithreaded processors
    Guney, Isa Ahmet
    Poyraz, Kemal
    Kucuk, Gurhan
    Ozcan, Ender
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2020, 28 (02) : 821 - 835
  • [44] Revisiting the Cache Effect on Multicore Multithreaded Network Processors
    Liu, Zhen
    Yu, Jia
    Wang, Xiaojun
    Liu, Bin
    Bhuyan, Laxmi
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 317 - +
  • [45] Dynamic issue queue capping for simultaneous multithreaded processors
    Yildiz Guney, Merve
    Kuru, Busra
    Sari, Sercan
    Guney, Isa Ahmet
    Kucuk, Gurhan
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (02) : 831 - 844
  • [46] Performance Optimization of Multithreaded 2D FFT on Multicore Processors: Challenges and Solution Approaches
    Khokhriakov, Semyon
    Manumachu, Ravi Reddy
    Lastovetsky, Alexey
    2018 IEEE 25TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING WORKSHOPS (HIPCW), 2018, : 8 - 17
  • [47] Power Performance Tradeoffs Using Adaptive Bit Width Adjustments on Resistive Associative Processors
    Abdelaal, Rana A.
    Yantir, Hasan Erdem
    Eltawil, Ahmed M.
    Kurdahi, Fadi J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 302 - 312
  • [48] Optimal Task Assignment in Multithreaded Processors: A Statistical Approach
    Radojkovic, Petar
    Cakarevic, Vladimir
    Moreto, Miguel
    Verdu, Javier
    Pajuelo, Alex
    Cazorla, Francisco J.
    Nemirovsky, Mario
    Valero, Mateo
    ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2012, : 235 - 248
  • [49] Preliminary evaluation of a binary translation system for multithreaded processors
    Ootsu, K
    Yokota, T
    Ono, T
    Baba, T
    INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2002, : 77 - 84
  • [50] Round Robin Thread Selection Optimization in Multithreaded Processors
    Carroll, Shane
    Lin, Wei-Ming
    PARALLEL PROCESSING LETTERS, 2019, 29 (01)