PERFORMANCE TRADEOFFS IN MULTITHREADED PROCESSORS

被引:50
|
作者
AGARWAL, A
机构
[1] Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, MA
关键词
CACHE MEMORIES; INTERCONNECTION NETWORKS; MULTIPROCESSORS; MULTITHREADING; PARALLEL PROCESSING; PERFORMANCE ANALYSIS; PIPELINED PROCESSOR; RAPID CONTEXT SWITCHING;
D O I
10.1109/71.159037
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High network latencies in large-scale multiprocessors can cause a significant drop in processor utilization. By maintaining multiple process contexts in hardware and switching among them in a few cycles, multithreaded processors can overlap computation with memory accesses and reduce processor idle time. This paper presents an analytical performance model for multithreaded processors that includes cache interference, network contention, context-switching overhead, and data-sharing effects. The model is validated through our own simulations and by comparison with previously published simulation results. Our results indicate that processors can substantially benefit from multithreading, even in systems with small caches, provided sufficient network bandwidth exists. Caches that are much larger than the working-set sizes of individual processes yield close to full processor utilization with as few as two to four contexts. Smaller caches require more contexts to keep the processor busy, while caches that are comparable in size to the working-sets of individual processes cannot achieve a high utilization regardless of the number of contexts. Increased network contention due to multithreading has a major effect on performance. The available network bandwidth and the context-switching overhead limits the best possible utilization.
引用
收藏
页码:525 / 539
页数:15
相关论文
共 50 条
  • [1] Exploring cache performance in multithreaded processors
    Lioupis, D
    Milios, S
    MICROPROCESSORS AND MICROSYSTEMS, 1997, 20 (10) : 631 - 642
  • [2] A Performance Analysis Methodology for Multicore, Multithreaded Processors
    Ju, Miao
    Jung, Hun
    Che, Hao
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (02) : 276 - 289
  • [3] Multithreaded processors
    Arun V.
    Resonance, 2015, 20 (9) : 844 - 855
  • [4] Multithreaded Processors
    Arun, Venkat
    RESONANCE-JOURNAL OF SCIENCE EDUCATION, 2015, 20 (09): : 844 - 855
  • [5] Multithreaded processors
    Ungerer, T
    Robic, B
    Silc, J
    COMPUTER JOURNAL, 2002, 45 (03): : 320 - 348
  • [6] Performance and hardware complexity tradeoffs in designing multithreaded architectures
    Bekerman, M
    Mendelson, A
    Sheaffer, G
    PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 24 - 34
  • [7] An analysis of database workload performance on simultaneous multithreaded processors
    Lo, JL
    Barroso, LA
    Eggers, SJ
    Gharachorloo, K
    Levy, HM
    Parekh, SS
    25TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 39 - 50
  • [8] Speculative multithreaded processors
    Sohi, GS
    Roth, A
    HIGH PERFORMANCE COMPUTING - HIPC 2000, PROCEEDINGS, 2001, 1970 : 259 - 270
  • [9] Speculative multithreaded processors
    Sohi, GS
    Roth, A
    COMPUTER, 2001, 34 (04) : 66 - +
  • [10] A Fast Performance Analysis Tool for Multicore, Multithreaded Communication Processors
    Jung, Hun
    Ju, Miao
    Che, Hao
    Wang, Zhijun
    11TH IEEE HIGH ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, 2008, : 135 - +