SYNTHESIS OF ASYNCHRONOUS CIRCUITS

被引：3
|
作者：
HATTORI, M
NOGUCHI, H
机构：
来源：
JOURNAL OF THE MATHEMATICAL SOCIETY OF JAPAN | 1966年 / 18卷 / 04期
关键词：
D O I：
10.2969/jmsj/01840405
中图分类号：
O1 [数学];
学科分类号：
0701 ; 070101 ;
摘要：
引用
收藏
页码：405 / +
相关论文
共 50 条
  • [41] A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-data Implementation
    Hamada, Naohiro
    Shiga, Yuuki
    Saito, Hiroshi
    Yoneda, Tomohiro
    Myers, Chris
    Nanya, Takashi
    2008 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2008, : 50 - +
  • [42] Synthesis of complicated asynchronous control circuits using template based technique
    Sudeng, Sufian
    Thongtak, Arthit
    WORLD CONGRESS ON ENGINEERING 2008, VOLS I-II, 2008, : 462 - +
  • [43] Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT
    Khomenko, V
    Koutny, M
    Yakovlev, A
    FUNDAMENTA INFORMATICAE, 2006, 70 (1-2) : 49 - 73
  • [44] Cost-aware synthesis of asynchronous circuits based on partial acknowledgement
    Zhou, Yu
    Sokolov, Danil
    Yakovlev, Alex
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 326 - +
  • [45] Modelling, analysis and synthesis of asynchronous control circuits using Petri nets
    Yakovlev, AV
    Koelmans, AM
    Semenov, A
    Kinniment, DJ
    INTEGRATION-THE VLSI JOURNAL, 1996, 21 (03) : 143 - 170
  • [46] Tools and models for systems design and synthesis of MEMS based on asynchronous circuits
    Jimenez, F
    Courvoisier, M
    Garcia, A
    Munoz, G
    Harchani, N
    Al-Mohamed, M
    Esteve, D
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY 2000, VOLS 1 AND 2, 2000, : 64 - 69
  • [47] Automatic synthesis of asynchronous circuits from high-level specifications
    Meng, Teresa H.-Y., 1600, (08):
  • [48] High Level Synthesis of Asynchronous Circuits from Data Flow Graphs
    van Leuken, Rene
    van Leeuwen, Tom
    Arriens, Huib Lincklaen
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 317 - 330
  • [49] Synthesis of hazard-free asynchronous circuits based on characteristic graph
    Chinese Inst of Technology and, Commerce, Taipei, Taiwan
    IEEE Trans Comput, (1246-1263):
  • [50] Logic Synthesis for Asynchronous Circuits Based on STG Unfoldings and Incremental SAT
    School of Computing Science, University of Newcastle Upon Tyne, NE1 7RU, United Kingdom
    不详
    Fundam Inf, 2006, 1-2 (49-73):
12345