Logic Synthesis for Asynchronous Circuits Based on STG Unfoldings and Incremental SAT

被引：0
|
作者：
School of Computing Science, University of Newcastle Upon Tyne, NE1 7RU, United Kingdom [1 ]
不详 [2 ]
机构：
来源：
Fundam Inf | 2006年 / 1-2卷 / 49-73期
关键词：
33;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT
    Khomenko, V
    Koutny, M
    Yakovlev, A
    FUNDAMENTA INFORMATICAE, 2006, 70 (1-2) : 49 - 73
  • [2] Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT
    Khomenko, V
    Koutny, M
    Yakovlev, A
    FOURTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2004, : 16 - 25
  • [3] On deriving logic functions of asynchronous circuits by STG unfoldings
    Miyamoto, T
    Kumagai, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (03): : 336 - 343
  • [4] Logic Decomposition of Asynchronous Circuits Using STG Unfoldings
    Khomenko, Victor
    17TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2011), 2011, : 3 - 12
  • [5] Detecting state encoding conflicts in STG unfoldings using SAT
    Khomenko, V
    Koutny, M
    Yakovlev, A
    FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 221 - 241
  • [6] Detecting state coding conflicts in STG unfoldings using SAT
    Khomenko, V
    Koutny, M
    Yakovlev, A
    THIRD INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2003, : 51 - 60
  • [7] Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits
    Yu, Cunxi
    Zhang, Xiangyu
    Liu, Duo
    Ciesielski, Maciej
    Holcomb, Daniel
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (10) : 1647 - 1659
  • [8] STG optimisation in the direct mapping of asynchronous circuits
    Sokolov, D
    Bystrov, A
    Yakovlev, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 932 - 937
  • [9] A Tools Flow for Synthesis of Asynchronous Control Circuits from Extended STG Specifications
    Delsoto, Higor A.
    Oliveira, Duarte L.
    Batista, Gracieth C.
    Silva, Diego A.
    Romano, Leonardo
    2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 225 - 228
  • [10] Trace theoretic verification of asynchronous circuits using unfoldings
    McMillan, KL
    COMPUTER AIDED VERIFICATION, 1995, 939 : 180 - 195
12345