HIGH-LEVEL SYNTHESIS THROUGH FOLDING OF DATA-FLOW GRAPHS - OPTIMAL INTRA-NODE SCHEDULING

被引：0
|
作者：
ANTOLA, A
DISTANTE, F
MARCHESE, A
机构：
[1] UNIV PAVIA,DIPARTIMENTO INFORMAT & SISTEMIST,I-27100 PAVIA,ITALY
[2] POLITECN MILAN,DIPARTIMENTO ELETTRON & INFORMAZ,I-20133 MILAN,ITALY
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 39卷 / 2-5期
关键词：
D O I：
10.1016/0165-6074(93)90063-Q
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The work here presented provides a new methodology in determining the optimal scheduling of activities within nodes of a Data Flow Graph which has been folded during the high level synthesis process. Due to the iterations of the folding process it is absolutely necessary to identify a minimum complexity algorithm for scheduling so to minimize the computing requirements of a CAD tool aiding the designer in the synthesis process.
引用
收藏
页码：89 / 92
页数：4
相关论文
共 39 条
  • [21] High-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors
    NEC CCRL, Princeton, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 3 (265-281):
  • [22] High-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors
    Lakshminarayana, G
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (03) : 265 - 281
  • [23] On the Design of High Performance HW Accelerator through High-level Synthesis Scheduling Approximations
    Xu, Siyuan
    Schafer, Benjamin Carrion
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1378 - 1383
  • [24] Near-optimal scheduling of synchronous data-flow graphs by exact calculation of inter-processor communication costs
    Rosner, S
    Scholles, M
    Forchel, D
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 987 - 988
  • [25] Combined control flow dominated and data flow dominated high-level synthesis
    Berrebi, E
    Kission, P
    Vernalde, S
    DeTroch, S
    Herluison, JC
    Frehel, J
    Jerraya, AA
    Bolsens, I
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 573 - 578
  • [26] High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA
    Sjovall, Panu
    Virtanen, Janne
    Vanne, Jarno
    Hamalainen, Timo D.
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 49 - 56
  • [27] High Level Synthesis of Asynchronous Circuits from Data Flow Graphs
    van Leuken, Rene
    van Leeuwen, Tom
    Arriens, Huib Lincklaen
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 317 - 330
  • [28] High level synthesis of multi-precision data flow graphs
    Agrawal, V
    Pande, A
    Mehendale, MM
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 411 - 416
  • [29] A high-level synthesis method for simultaneous placement and scheduling considering data communication delay
    Ito, K
    Suzuki, D
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 149 - 154
  • [30] A Novel Testability-Oriented Data Path Scheduling Scheme in High-Level Synthesis
    Cheng, Benmao
    Wang, Hong
    Yang, Shiyuan
    Niu, Daoheng
    Jin, Yang
    Tsinghua Science and Technology, 2007, 12 (SUPPL. 1): : 134 - 138
1234