VERIFICATION OF HIGH LEVEL MODELS OF DIGITAL DEVICES

被引:0
|
作者
Syrevich, E. E.
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Verification strategy of digital devices models, which are represented with the help of hardware description languages. The main idea stays in distinguishing sequence generation for separate functional elements, their superposition, and interactive ethalon calculation.
引用
收藏
页码:74 / 77
页数:4
相关论文
共 50 条
  • [41] Extraction of physically based high-level models for rapid prototyping of MEMS devices and control circuitry
    Niessner, Martin
    Schrag, Gabriele
    Wachutka, Gerhard
    2006 IEEE SENSORS, VOLS 1-3, 2006, : 915 - +
  • [42] ASSESSMENT OF THE QUALITY OF DIAGNOSTIC TESTS ON MODELS OF DIGITAL DEVICES ISCAS
    Solovyev, V. M.
    Speranskiy, D., V
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2020, (52): : 123 - 129
  • [43] A Compression Algorithm for Managing Digital Elevation Models in Mobile Devices
    Quintero, Rolando
    Guzman, Giovanni
    Torres, Miguel
    Menchaca-Mendez, Rolando
    Moreno-Ibarra, Marco
    Mata, Felix
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2014, 20 (10) : 1433 - 1442
  • [44] DIGITAL TERRAIN MODELS FOR HIGH MOUNTAINS
    EBNER, H
    MOUNTAIN RESEARCH AND DEVELOPMENT, 1987, 7 (04) : 353 - &
  • [45] Digital Models of Citizens Participation in Spain at Municipal Level
    Gomez Gutierrez, Juan Jose
    Nocera, Jose Abdelnour
    DESIGN FOR EQUALITY AND JUSTICE, INTERACT 2023, PT II, 2024, 14536 : 72 - 79
  • [46] Theoretical Models Explaining the Level of Digital Competence in Students
    Cabezas-Gonzalez, Marcos
    Casillas-Martin, Sonia
    Garcia-Valcarcel Munoz-Repiso, Ana
    COMPUTERS, 2023, 12 (05)
  • [47] DIGITAL DEVICE MULTIVALUED MODELS OF LOGICAL AND FUNCTIONAL LEVEL
    SKOBTSOV, YA
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1995, (04): : 42 - 52
  • [48] MODELS OF THE MORPHOGENESIS OF HIGH MOUNTAINOUS AREAS AND THEIR VERIFICATION IN THE ANDES
    ABELE, G
    MITTEILUNGEN DER OSTERREICHISCHEN GEOGRAPHISCHEN GESELLSCHAFT, 1993, 135 : 141 - 160
  • [49] Adaptive Virtual Devices Platform for Verification of FPGA Modules in Student Courses on Digital Design
    Hocenski, Zeljko
    Aleksi, Ivan
    Sruk, Vlado
    2013 7TH IEEE INTERNATIONAL CONFERENCE ON E-LEARNING IN INDUSTRIAL ELECTRONICS (ICELIE), 2013, : 22 - 27
  • [50] Verification of transaction-level SystemC models using RTL testbenches
    Jindal, R
    Jain, K
    FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 199 - 203