VERIFICATION OF HIGH LEVEL MODELS OF DIGITAL DEVICES

被引：0
|
作者：
Syrevich, E. E.
机构：
来源：
RADIO ELECTRONICS COMPUTER SCIENCE CONTROL | 2006年 / 2卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Verification strategy of digital devices models, which are represented with the help of hardware description languages. The main idea stays in distinguishing sequence generation for separate functional elements, their superposition, and interactive ethalon calculation.
引用
收藏
页码：74 / 77
页数：4
相关论文
共 50 条
  • [31] Auto-verification of high accuracy digital voltmeter
    Wang, YG
    Li, JH
    Xu, HL
    ICEMI '97 - CONFERENCE PROCEEDINGS: THIRD INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, 1997, : 408 - 411
  • [32] A methodology to take credit for high-level verification during RTL verification
    Frederic Doucet
    Robert Kurshan
    Formal Methods in System Design, 2017, 51 : 395 - 418
  • [33] A methodology to take credit for high-level verification during RTL verification
    Doucet, Frederic
    Kurshan, Robert
    FORMAL METHODS IN SYSTEM DESIGN, 2017, 51 (02) : 395 - 418
  • [34] The formalized models of an evaluation of a verification process of critical digital systems software
    Kharchenko, V
    Vilkomir, S
    PSAM 5: PROBABILISTIC SAFETY ASSESSMENT AND MANAGEMENT, VOLS 1-4, 2000, (34): : 2383 - 2388
  • [35] AN EXPERIMENT IN HIGH-LEVEL LANGUAGE MICROPROGRAMMING AND VERIFICATION
    PATTERSON, DA
    COMMUNICATIONS OF THE ACM, 1981, 24 (10) : 699 - 709
  • [36] High-level verification of handwritten numeral strings
    Oliveira, LS
    Sabourin, R
    Bortolozzi, F
    Suen, CY
    XIV BRAZILIAN SYMPOSIUM ON COMPUTER GRAPHICS AND IMAGE PROCESSING, PROCEEDINGS, 2001, : 36 - 43
  • [37] Design and Verification Using High-Level Synthesis
    Takach, Andres
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 198 - 203
  • [38] High-level modeling and verification of cellular signaling
    Miskov-Zivanov, Natasa
    Zuliani, Paolo
    Wang, Qinsi
    Clarke, Edmund M.
    Faeder, James R.
    2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 162 - 169
  • [39] Circuit level verification of a high-speed toggle
    Yan, Chao
    Greenstreet, Mark R.
    FMCAD 2007: FORMAL METHODS IN COMPUTER AIDED DESIGN, PROCEEDINGS, 2007, : 199 - 206
  • [40] METACSL: Specification and Verification of High-Level Properties
    Robles, Virgile
    Kosmatov, Nikolai
    Prevosto, Virgile
    Rilling, Louis
    Le Gall, Pascale
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, 2019, 11427 : 358 - 364
12345