VERIFICATION OF HIGH LEVEL MODELS OF DIGITAL DEVICES

被引：0
|
作者：
Syrevich, E. E.
机构：
来源：
RADIO ELECTRONICS COMPUTER SCIENCE CONTROL | 2006年 / 2卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Verification strategy of digital devices models, which are represented with the help of hardware description languages. The main idea stays in distinguishing sequence generation for separate functional elements, their superposition, and interactive ethalon calculation.
引用
收藏
页码：74 / 77
页数：4
相关论文
共 50 条
  • [1] VERIFICATION OF THE DIGITAL DEVICES MODELS REPRESENTED IN THE LANGUAGE USING HARDWARE DESCRIPTION LANGUAGES
    Krivulya, G. F.
    Syrevich, E. E.
    Karasev, A. L.
    RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2005, 2 : 63 - 68
  • [2] High-level partitioning of digital systems based on dynamically reconfigurable devices
    Kielbik, R
    Moreno, JM
    Napieralski, A
    Jablonski, G
    Szymanski, T
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 271 - 280
  • [3] Verification of Datapath and Controller Generation Phase in High-Level Synthesis of Digital Circuits
    Karfa, Chandan
    Sarkar, Dipankar
    Mandal, Chittaranjan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (03) : 479 - 492
  • [4] Models, Devices, Properties, and Verification of Artificial Pancreas Systems
    Kushner, Taisa
    Bequette, B. Wayne
    Cameron, Faye
    Forlenza, Gregory
    Maahs, David
    Sankaranarayanan, Sriram
    AUTOMATED REASONING FOR SYSTEMS BIOLOGY AND MEDICINE, 2019, 30 : 93 - 131
  • [5] Verification and Validation of in silico Models for Biomedical Implantable Devices
    Petrini, Lorenza
    Pennati, Giancarlo
    Fotiadis, Dimitrios I. I.
    FRONTIERS IN MEDICAL TECHNOLOGY, 2022, 4
  • [6] SystemC transaction level models and RTL verification
    Swan, Stuart
    43rd Design Automation Conference, Proceedings 2006, 2006, : 90 - 92
  • [7] Design for verification of SystemC transaction level models
    Habibi, A
    Tahar, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 560 - +
  • [8] Development of a high-level algorithm verification and validation procedure for traffic microsimulation models
    Reinke, D
    Dowling, R
    Hranac, R
    Alexiadis, V
    CALIBRATION AND VALIDATION OF SIMULATION MODELS 2004, 2004, (1876): : 151 - 158
  • [9] High level functional verification closure
    Dudani, S
    Nagda, J
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 91 - 96
  • [10] STATISTICAL EVALUATION AND VERIFICATION OF DIGITAL-SIMULATION MODELS
    HUNT, AW
    PHILLIPS, DT
    COMPUTERS & INDUSTRIAL ENGINEERING, 1979, 3 (01) : 75 - 88
12345