共 50 条
- [31] Parasitic resistance reduction in deep submicron dual-gate transistors with partially elevated source/drain extension regions fabricated by complementary metal-oxide-semiconductor technologies JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (2A): : 387 - 389
- [32] A dual-gate complementary metal-oxide-semiconductor technology with novel self-aligned pocket implantation which takes advantage of elevated source/drain configurations JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2611 - 2615
- [33] Parasitic resistance reduction in deep submicron dual-gate transistors with partially elevated source/drain extension regions fabricated by complementary metal-oxide-semiconductor technologies Sugihara, Kohei, 2000, JJAP, Tokyo, Japan (39):
- [35] Investigation of the W-TiN metal gate for metal-oxide-semiconductor devices JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2001, 19 (04): : 1591 - 1594
- [37] Silicon complementary metal-oxide-semiconductor field-effect transistors with dual work function gate Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (12): : 9033 - 9036
- [39] Silicon complementary metal-oxide-semiconductor field-effect transistors with dual work function gate JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (12): : 9033 - 9036