LOCATING FUNCTIONAL ERRORS IN LOGIC-CIRCUITS

被引：0

|

作者：

TAMURA, KA

机构：

来源：

26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：185 / 191

页数：7

相关论文

共 50 条

[21] PSEUDO-BOOLEAN LOGIC-CIRCUITS
HAYES, JP
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (07) : 602 - 612
[22] AN ALGORITHM FOR DESIGNING MULTIPLEXER LOGIC-CIRCUITS
EKTARE, AB
MITAL, DP
INTERNATIONAL JOURNAL OF ELECTRONICS, 1980, 49 (02) : 103 - 114
[23] INTERFACING LOGIC-CIRCUITS AND INDUCTIVE LOADS
SWEDEN, R
ELECTRONIC ENGINEERING, 1977, 49 (594): : 21 - 22
[24] SIMULATING LOGIC-CIRCUITS - A MULTIPROCESSOR APPLICATION
BRADLEY, E
HALSTEAD, RH
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1987, 16 (04) : 305 - 338
[25] ECL LOGIC-CIRCUITS .2.
BYERS, TJ
RADIO-ELECTRONICS, 1983, 54 (11): : 65 - &
[26] TESTING LOGIC-CIRCUITS WITH COMPRESSED DATA
FUJIWARA, H
KINOSHITA, K
JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1979, 3 (3-4): : 211 - 225
[27] SUPERCONDUCTING SAMPLER FOR JOSEPHSON LOGIC-CIRCUITS
HAMILTON, CA
LLOYD, FL
PETERSON, RL
ANDREWS, JR
APPLIED PHYSICS LETTERS, 1979, 35 (09) : 718 - 719
[28] ON THE TRANSFORMATION OF COMPLEX REGULAR LOGIC-CIRCUITS
KONDRATIEV, VN
KRAVCHENKO, VF
RVACHEV, VL
DOKLADY AKADEMII NAUK SSSR, 1990, 312 (04): : 808 - 814
[29] ON DELAY FAULT TESTING IN LOGIC-CIRCUITS
LIN, CJ
REDDY, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 694 - 703
[30] BOOTSTRAPPING IN JOSEPHSON TUNNELLING LOGIC-CIRCUITS
YAMADA, H
ISHIDA, A
ELECTRONICS LETTERS, 1978, 14 (10) : 300 - 302

← 1 2 3 4 5 →