POST-POLYSILICON GATE-PROCESS-INDUCED DEGRADATION ON THIN GATE OXIDE

被引:0
|
作者
LAI, CS
LEI, TF
LEE, CL
CHAO, TS
机构
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 300,TAIWAN
[2] NATL NANO DEVICE LAB,HSINCHU 300,TAIWAN
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The post-polysilicon gate-process-induced degradation on the underlying gate oxide is studied. The degradation includes an increase in the electron trapping rate and a decrease in the charge-to-breakdown, Q(bd), Of the gate oxide, It is found that N2O nitrided gate oxide is more robust than O-2 gate oxide in resisting the degradation, Also, to grow a thin polyoxide on the polysilicon-gate in N2O rather than in O-2 lessens the degradation on the underlying gate oxide, It is nitrogen, which diffuses through the polysilicon gate and piles up at both polysilicon/oxide and oxide/silicon-substrate interfaces, that improves the oxide quality for the N2O process.
引用
收藏
页码:470 / 472
页数:3
相关论文
共 50 条
  • [21] The effect of nitrogen in a p(+) polysilicon gate on boron penetration through the gate oxide
    Nakayama, S
    Sakai, T
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (12) : 4326 - 4330
  • [22] INFLUENCE OF POLYSILICON GATE FORMATION CONDITIONS ON THIN GATE OXIDE (4-6 NM) DIELECTRIC AND CHARGING PROPERTIES
    ITSUMI, M
    SHIONO, N
    SHIMAYA, M
    JOURNAL OF APPLIED PHYSICS, 1993, 73 (11) : 7515 - 7519
  • [23] CMOS gate oxide defects induced by pre-gate plasma process
    Carrere, J-P.
    Garnier, P.
    Desvoivres, L.
    Berthoud, A.
    Lunenborg, M.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2109 - 2112
  • [24] NEW MoSi2/THIN POLY-Si GATE PROCESS TECHNOLOGY WITHOUT DIELECTRIC DEGRADATION OF A GATE OXIDE.
    Fukumoto, Masanori
    Shinohara, Akihira
    Okada, Shozo
    Kugimiya, Koichi
    IEEE Transactions on Electron Devices, 1984, ED-31 (10) : 1432 - 1439
  • [25] DEGRADATION OF TUNNEL-OXIDE FLOATING-GATE EEPROM DEVICES AND THE CORRELATION WITH HIGH FIELD-CURRENT-INDUCED DEGRADATION OF THIN GATE OXIDES
    WITTERS, JS
    GROESENEKEN, G
    MAES, HE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (09) : 1663 - 1682
  • [26] Dipole-induced gate leakage reduction in scaled MOSFETs with a highly doped polysilicon/nitrided oxide gate stack
    Jung, U.
    Kim, J. J.
    Kim, Y.
    Lee, Y. G.
    Song, S. C.
    Blatchford, J.
    Kirkpatrick, B.
    Niimi, H.
    Lee, B. H.
    MICROELECTRONIC ENGINEERING, 2015, 142 : 1 - 6
  • [27] Scatterometry for post-etch polysilicon gate metrology
    Baum, CC
    Soper, RA
    Farrer, S
    Shohet, JL
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIII, PTS 1 AND 2, 1999, 3677 : 148 - 158
  • [28] EFFECT OF PLASMA OVERETCH OF POLYSILICON ON GATE OXIDE DAMAGE
    GABRIEL, CT
    MCVITTIE, JP
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1995, 13 (03): : 900 - 904
  • [29] Effect of plasma overetch of polysilicon on gate oxide damage
    Gabriel, Calvin T.
    McVittie, James P.
    Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, 1995, 13 (3 pt 1):
  • [30] Enhancement of hot-carrier-induced degradation in ultra-thin gate oxide pMOSFETs stressed under high gate voltage
    Chen, JF
    Tsao, CP
    Ong, TC
    ELECTRONICS LETTERS, 2002, 38 (13) : 658 - 660