CMOS gate oxide defects induced by pre-gate plasma process

被引:3
|
作者
Carrere, J-P.
Garnier, P.
Desvoivres, L.
Berthoud, A.
Lunenborg, M.
机构
[1] STMicroelectronics, F-38926 Crolles, France
[2] NXP Semicond, F-38926 Crolles, France
关键词
CMOS gate oxide defects; plasma damage; interface quality; polarity dependant degradation;
D O I
10.1016/j.mee.2007.04.072
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Plasma processes used for strip resist and etch oxide in CMOS technologies may degrade the quality of the silicon surface if it is protected of the plasma by a too thin oxide capping. Using AFM measurements, we have identified this degradation as a silicon roughness increase. The degradation mechanism can be understood like an uncontrolled plasma oxidation of the silicon. Next, if gate oxidation is performed after such plasma treatments, the gate oxide will show defects at the oxide/silicon interface. The consequence will be a poor reliability when negative electrical bias is applied on CMOS gate. Finally, the damaged silicon layer can also be efficiently removed by performing a sacrificial oxidation.
引用
收藏
页码:2109 / 2112
页数:4
相关论文
共 50 条
  • [1] Optimization of pre-gate clean technology for a 0.35 mu m dual-oxide/dual-voltage CMOS process
    Brugge, HB
    Karnett, MP
    deMuizon, E
    Zhou, JR
    Page, A
    Vines, LB
    Haby, BJ
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 52 - 60
  • [2] Evaluation of advanced pre-gate cleanings
    Cowache, C
    Boelen, P
    Kashkoush, I
    Besson, P
    Tardif, F
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING, 2000, 99 (36): : 59 - 68
  • [3] Characterization of plasma damage in plasma nitrided gate dielectrics for advanced CMOS dual gate oxide process
    Chen, CC
    Yu, MC
    Cheng, JY
    Wang, MF
    Lee, TL
    Chen, SC
    Yu, CH
    Liang, MS
    Chen, CH
    Yang, CW
    Fang, YK
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 41 - 44
  • [4] Effect of the pre-gate oxide cleaning temperature on the reliability of GOI and devices performances in deep submicron CMOS technology
    Chiang, Y. T.
    Fang, Y. K.
    Huang, Y. J.
    Chou, T. H.
    Yeh, S. Y.
    Lin, C. S.
    MICROELECTRONICS RELIABILITY, 2008, 48 (11-12) : 1786 - 1790
  • [5] Impacts of process induced interfacial defects on gate oxide integrity
    Liu, N.
    Haggag, A.
    Peschke, J.
    Moosa, M.
    Weintraub, C.
    Lazar, H.
    Campbell, G.
    Srivastava, A.
    Liu, J.
    Porter, J.
    Picone, K.
    Parrish, J.
    Jiang, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 725 - 726
  • [6] Evaluation of cleaning recipes based on ozonated water for pre-gate oxide cleaning
    Jeon, J.S.
    Ogle, B.
    Baeyens, M.
    Mertens, P.
    Solid State Phenomena, 1999, 65-66 : 119 - 122
  • [7] Evaluation of cleaning recipes based on ozonated water for pre-gate oxide cleaning
    Jeon, JS
    Ogle, B
    Baeyens, M
    Mertens, P
    SOLID STATE PHENOMENA, 1999, 65-6 : 119 - 122
  • [8] ARC induced gate oxide breakdown in plasma etching process
    Song, J
    Lee, H
    Lee, J
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS III, 1997, 3216 : 154 - 159
  • [9] Using ozonated DI water for pre-gate cleaning
    Liu, Lewis
    Kashkoush, Ismail
    Walter, Alan
    Novak, Richard
    PARTICLES ON SURFACES 9: DETECTION, ADHESION AND REMOVAL, 2006, : 145 - +
  • [10] Influence of gate oxide quality on plasma process-induced charging damage in ultra thin gate oxide
    Okushima, Mototsugu
    Noguchi, Ko
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 2035 - 2039