共 50 条
- [1] Optimization of pre-gate clean technology for a 0.35 mu m dual-oxide/dual-voltage CMOS process MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 52 - 60
- [2] Evaluation of advanced pre-gate cleanings CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING, 2000, 99 (36): : 59 - 68
- [3] Characterization of plasma damage in plasma nitrided gate dielectrics for advanced CMOS dual gate oxide process 2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 41 - 44
- [5] Impacts of process induced interfacial defects on gate oxide integrity 2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 725 - 726
- [6] Evaluation of cleaning recipes based on ozonated water for pre-gate oxide cleaning Solid State Phenomena, 1999, 65-66 : 119 - 122
- [8] ARC induced gate oxide breakdown in plasma etching process MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS III, 1997, 3216 : 154 - 159
- [9] Using ozonated DI water for pre-gate cleaning PARTICLES ON SURFACES 9: DETECTION, ADHESION AND REMOVAL, 2006, : 145 - +
- [10] Influence of gate oxide quality on plasma process-induced charging damage in ultra thin gate oxide Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 2035 - 2039