HIGH-PERFORMANCE VLSI MEMORY SYSTEM

被引：0
|
作者：
LOB, CG
REED, MJ
FUCETOLA, JP
LUDWIG, MA
机构：
来源：
HEWLETT-PACKARD JOURNAL | 1983年 / 34卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：14 / 20
页数：7
相关论文
共 50 条
  • [41] A Novel High-Performance Hybrid Full Adder for VLSI Circuits
    Rajagopal, Thiruvengadam
    Chakrapani, Arvind
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5718 - 5732
  • [42] RADIATION HARDENED HIGH-PERFORMANCE CMOS VLSI CIRCUIT DESIGNS
    HATANO, H
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (03): : 287 - 294
  • [43] A HIGH-PERFORMANCE BUBBLE MEMORY CHIP
    TAO, LJ
    DESOUCHES, AM
    HANNON, DM
    HOLMES, RD
    IEEE TRANSACTIONS ON MAGNETICS, 1983, 19 (05) : 1832 - 1834
  • [44] A HIGH-PERFORMANCE SI MEMORY CELL
    LEENAERTS, DMW
    LEEUWENBURGH, AJ
    PERSOON, GG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (11) : 1404 - 1407
  • [45] Composing high-performance memory allocators
    Berger, ED
    Zorn, BG
    McKinley, KS
    ACM SIGPLAN NOTICES, 2001, 36 (05) : 114 - 124
  • [46] Design and VLSI implementation of a high-performance face detection engine
    Han, Dongil
    Choi, Jongho
    Kim, Byungwhan
    Cho, Jae Il
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (05) : 1222 - 1239
  • [47] VLSI FOR HIGH-PERFORMANCE GRAPHIC CONTROL UTILIZING MULTIPROCESSOR ARCHITECTURE
    KATSURA, K
    MAEJIMA, H
    MINORIKAWA, K
    YONEZAWA, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2232 - 2237
  • [48] Simulation of High-Performance Memory Allocators
    Risco-Martin, Jose L.
    Manuel Colmenar, J.
    Atienza, David
    Ignacio Hidalgo, J.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 275 - 282
  • [49] Optimal Reconfiguration of High-Performance VLSI Subarrays with Network Flow
    Qian, Junyan
    Zhou, Zhide
    Gu, Tianlong
    Zhao, Lingzhong
    Chang, Liang
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (12) : 3575 - 3587
  • [50] A HIGH-PERFORMANCE VLSI SYSTOLIC ARRAY FOR COMPUTING PROJECTION OPERATORS
    KAR, DC
    RAO, VVB
    POON, CS
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 75 - 79
12345