HIGH-PERFORMANCE VLSI MEMORY SYSTEM

被引：0
|
作者：
LOB, CG
REED, MJ
FUCETOLA, JP
LUDWIG, MA
机构：
来源：
HEWLETT-PACKARD JOURNAL | 1983年 / 34卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：14 / 20
页数：7
相关论文
共 50 条
  • [31] Architectures of high-performance VLSI for custom computing systems
    Tarasov, I. E.
    INTERNATIONAL CONFERENCE: INFORMATION TECHNOLOGIES IN BUSINESS AND INDUSTRY, 2019, 1333
  • [32] Interconnect optimization strategies for high-performance VLSI designs
    Kahng, AB
    Muddu, S
    Sarto, E
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 464 - 469
  • [33] Yield enhanced routing for high-performance VLSI designs
    Venkataraman, A
    Chen, HH
    Koren, I
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS III, 1997, 3216 : 51 - 60
  • [34] Optimized memory-based messaging: Leveraging the memory system for high-performance communication
    Cheriton, DR
    Kutter, RA
    COMPUTING SYSTEMS, 1996, 9 (03): : 179 - 215
  • [35] XAMM: A high-performance automatic memory management system with memory-constrained designs
    Wu, GS
    Zhou, X
    Lueh, GY
    Fang, JZ
    Guo, P
    Peng, JZ
    Ying, V
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2005, 3793 : 130 - 149
  • [36] ROSS: A high-performance, low memory, modular time warp system
    Carothers, CD
    Bauer, D
    Pearce, S
    PADS 2000: FOURTEENTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 2000, : 53 - 60
  • [37] Development of a high-performance control system by decentralization with reflective memory on QUEST
    Hasegawa, Makoto
    Nakamura, Kazuo
    Zushi, Hideki
    Hanada, Kazuaki
    Fujisawa, Akihide
    Mitarai, Osamu
    Tokunaga, Kazutoshi
    Idei, Hiroshi
    Nagashima, Yoshihiko
    Kawasaki, Shoji
    Nakashima, Hisatoshi
    Higashijima, Aid
    FUSION ENGINEERING AND DESIGN, 2015, 96-97 : 629 - 632
  • [38] A high-performance wear-leveling algorithm for flash memory system
    Chung, Ching-Che
    Sheng, Duo
    Hsueh, Ning-Mi
    IEICE ELECTRONICS EXPRESS, 2012, 9 (24): : 1874 - 1880
  • [39] OPTIMIZING AND SCHEDULING DSP PROGRAMS FOR HIGH-PERFORMANCE VLSI DESIGNS
    MACIEL, FB
    MIYANAGA, Y
    TOCHINAI, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (10) : 1191 - 1201
  • [40] A Novel High-Performance Hybrid Full Adder for VLSI Circuits
    Thiruvengadam Rajagopal
    Arvind Chakrapani
    Circuits, Systems, and Signal Processing, 2021, 40 : 5718 - 5732
12345