DESIGN OF BIT-LEVEL SYSTOLIC CONVOLVERS FOR IMAGE-PROCESSING

被引：0
|
作者：
PETKOV, N
机构：
来源：
RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION | 1989年 / 399卷
关键词：
D O I：
暂无
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
引用
收藏
页码：121 / 131
页数：11
相关论文
共 50 条
  • [1] DESIGN OF BIT-LEVEL SYSTOLIC CONVOLVERS FOR IMAGE-PROCESSING
    PETKOV, N
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 399 : 121 - 131
  • [2] DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH
    LIU, CM
    JEN, CW
    SYSTOLIC ARRAY PROCESSORS, 1989, : 439 - 448
  • [3] SYSTOLIC ARRAY DESIGN FOR LOW-LEVEL IMAGE-PROCESSING
    AMIN, SA
    EVANS, DJ
    KYBERNETES, 1994, 23 (01) : 26 - 38
  • [4] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
    MADAN, BB
    PARKER, SR
    ZUBAIR, M
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
  • [5] TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING.
    Madan, B.B.
    Parker, S.R.
    Zubair, M.
    1600, (06):
  • [6] A MODULO BIT-LEVEL SYSTOLIC COMPILER
    JULLIEN, GA
    BANDYOPADHYAY, S
    MILLER, WC
    FROST, R
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 457 - 460
  • [7] THE USE OF DATA DEPENDENCE GRAPHS IN THE DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS
    MCCANNY, JV
    MCWHIRTER, JG
    KUNG, SY
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 787 - 793
  • [8] Document image secret sharing using bit-level processing
    Lukac, R
    Plataniotis, KN
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2893 - 2896
  • [9] A BIT-LEVEL SYSTOLIC IMPLEMENTATION OF THE MEDIAN FILTER
    HU, Z
    KING, GA
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 185 - 186
  • [10] A BIT-LEVEL SYSTOLIC ARRAY FOR MEDIAN FILTER
    CHANG, LW
    LIN, JH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 2079 - 2083
12345