共 50 条
- [31] Bit-level systolic array implementation of the Winograd Fourier transform algorithm IEE proceedings. Part F. Communications, radar and signal processing, 1985, 132 (06): : 473 - 479
- [32] JUNCTION CHARGE-COUPLED-DEVICES FOR BIT-LEVEL SYSTOLIC ARRAYS IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1987, 134 (04): : 194 - 198
- [34] EFFICIENT BIT-LEVEL SYSTOLIC ARRAY FOR THE LINEAR DISCRIMINANT FUNCTION CLASSIFIER IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1987, 134 (05): : 216 - 224
- [35] A HIGH-PERFORMANCE BIT-LEVEL SYSTOLIC ARRAY FOR IIR FILTERING CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 553 - 557
- [36] JUNCTION CHARGE-COUPLED DEVICES FOR BIT-LEVEL SYSTOLIC ARRAYS. IEE proceedings. Part G. Electronic circuits and systems, 1987, 134 (4 pt G): : 194 - 198