共 50 条
- [41] Evaluating and improving transient error tolerance of CMOS digital VLSI circuits 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 814 - +
- [42] Microbeam mapping of single event latchups and single event upsets in CMOS SRAMs IEEE Trans Nucl Sci, 3 pt 3 (1595-1602):
- [44] Microbeam mapping of single event latchups and single event upsets in CMOS SRAMs RADECS 97: FOURTH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1998, : 520 - 527
- [46] Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology Science China Information Sciences, 2016, 59
- [49] Experimental characterization and application of circuit architecture level single event transient mitigation 2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 312 - +