A NEW OXIDATION-RESISTANT COSI2 PROCESS FOR SELF-ALIGNED SILICIDATION (SALICIDE) TECHNOLOGY

被引:2
|
作者
LOU, YS [1 ]
WU, CY [1 ]
CHENG, HC [1 ]
机构
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU,TAIWAN
关键词
D O I
10.1016/0038-1101(93)90071-W
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new oxidation-resistant and self-aligned CoSi2 process using amorphous-Si (a-Si)/Co bilayer metallization. It is shown that, even in an environment without introducing any flowing inert gas, the detrimental reaction between Co metal and ambient impurities, e.g. O2 and H2O, can be completely impeded by a covered thin a-Si layer during the thermal silicidation cycle. Moreover, despite a capped a-Si layer over Co film, the satisfactory self-aligned silicidation properties can be retained if the initial silicidation temperature is kept below 500-degrees-C in N2 ambient. Furthermore, the dependences of both oxidation-resistant and self-aligned silicidation properties on the thicknesses of a-Si and Co films are studied in detail. Based on experimental analysis, the allowed process window for the a-Si film thickness can be determined and is shown to increase with increasing the Co film thickness. An empirical process rule is experimentally obtained to determine the optimal thickness relation between a-Si and Co films for the a-Si/Co bilayer process. Thus, a simple and practical self-aligned CoSi2 process with extremely high immunity to ambient impurities is proposed for SALICIDE applications.
引用
收藏
页码:75 / 83
页数:9
相关论文
共 50 条
  • [41] POLYSILICON OXIDATION SELF-ALIGNED MOS (POSA MOS) - A NEW SELF-ALIGNED DOUBLE SOURCE DRAIN ION-IMPLANTATION TECHNIQUE FOR VLSI
    HSIA, S
    FATEMI, R
    TENG, TC
    DEORNELLAS, S
    SUN, SC
    SKINNER, C
    ELECTRON DEVICE LETTERS, 1982, 3 (02): : 40 - 42
  • [42] The high quality low temperature oxidation technology in a quasi self-aligned SiGe HBT
    Lai, LS
    Tseng, YT
    Lee, LS
    Jean, YS
    Hsu, YM
    Hwang, HP
    Lu, SC
    Tsai, MJ
    EDMO 2001: INTERNATIONAL SYMPOSIUM ON ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS, 2001, : 77 - 82
  • [43] COMPARISON OF SELF-ALIGNED SILICIDE TECHNOLOGIES FOR SHALLOW COSI2-CONTACTS IN VLSI-DEVICES
    SCHAFFER, C
    DEPTA, D
    NIEWOHNER, L
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 669 - 672
  • [44] A new Self-Aligned Asymmetric Structure (SAAS) for 0.1μm MOSFET technology
    Choi, CS
    Kim, KW
    Choi, WY
    2000 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 2000, : 60 - 63
  • [45] Very high speed bipolar integrated circuit process using self-aligned technology
    Sawada, Shigeki
    Nishiura, Shinji
    Manabe, Kenji
    National technical report, 1990, 36 (04): : 90 - 96
  • [46] A new polysilicon CMOS self-aligned double-gate TFT technology
    Xiong, ZB
    Liu, HT
    Zhu, CX
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2629 - 2633
  • [47] High yielding self-aligned contact process for a 0.150-μm DRAM technology
    Rupp, TS
    Dobuzinsky, D
    Lu, ZJ
    Sardesai, VY
    Liu, HY
    Maldei, M
    Faltermeier, J
    Gambino, J
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (02) : 223 - 228
  • [48] Annealing process influence and dopant-silicide interaction in self-aligned NiSi technology
    Ru, GP
    Jiang, YL
    Qu, XP
    Li, BZ
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 451 - 455
  • [49] HIGH-SPEED BIPOLAR ICS USING SUPER SELF-ALIGNED PROCESS TECHNOLOGY
    SAKAI, T
    KOBAYASHI, Y
    YAMAUCHI, H
    SATO, M
    MAKINO, T
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1981, 20 (01) : 155 - 159
  • [50] COMPARISON OF SIH4/WF6 AND H2/WF6 CHEMISTRIES ON PHYSICAL AND ELECTRICAL CHARACTERISTICS OF W/COSI2 SELF-ALIGNED STRUCTURES
    ELLWANGER, RC
    VANDIJK, AJM
    SCHMITZ, JEJ
    VERHAAR, RDJ
    APPLIED SURFACE SCIENCE, 1989, 38 (1-4) : 505 - 505