A NEW OXIDATION-RESISTANT COSI2 PROCESS FOR SELF-ALIGNED SILICIDATION (SALICIDE) TECHNOLOGY

被引:2
|
作者
LOU, YS [1 ]
WU, CY [1 ]
CHENG, HC [1 ]
机构
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU,TAIWAN
关键词
D O I
10.1016/0038-1101(93)90071-W
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new oxidation-resistant and self-aligned CoSi2 process using amorphous-Si (a-Si)/Co bilayer metallization. It is shown that, even in an environment without introducing any flowing inert gas, the detrimental reaction between Co metal and ambient impurities, e.g. O2 and H2O, can be completely impeded by a covered thin a-Si layer during the thermal silicidation cycle. Moreover, despite a capped a-Si layer over Co film, the satisfactory self-aligned silicidation properties can be retained if the initial silicidation temperature is kept below 500-degrees-C in N2 ambient. Furthermore, the dependences of both oxidation-resistant and self-aligned silicidation properties on the thicknesses of a-Si and Co films are studied in detail. Based on experimental analysis, the allowed process window for the a-Si film thickness can be determined and is shown to increase with increasing the Co film thickness. An empirical process rule is experimentally obtained to determine the optimal thickness relation between a-Si and Co films for the a-Si/Co bilayer process. Thus, a simple and practical self-aligned CoSi2 process with extremely high immunity to ambient impurities is proposed for SALICIDE applications.
引用
收藏
页码:75 / 83
页数:9
相关论文
共 50 条
  • [1] A NEW OXIDATION-RESISTANT SELF-ALIGNED TISI2 PROCESS
    TSENG, HH
    WU, CY
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (11) : 623 - 624
  • [2] NEW OXIDATION-RESISTANT SELF-ALIGNED TiSi2 PROCESS.
    Tseng, Hsun-Hua
    Wu, Ching-Yuan
    Electron device letters, 1986, EDL-7 (11): : 623 - 624
  • [3] A SELF-ALIGNED COSI2 INTERCONNECTION AND CONTACT TECHNOLOGY FOR VLSI APPLICATIONS
    VANDENHOVE, L
    WOLTERS, R
    MAEX, K
    DEKEERSMAECKER, RF
    DECLERCK, GJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (03) : 554 - 561
  • [4] Self-aligned CoSi2 for 0.18 μm and below
    Maex, K
    Lauwers, A
    Besser, P
    Kondoh, E
    de Potter, M
    Steegen, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1545 - 1550
  • [5] SELF-ALIGNED CoSi2 INTERCONNECTION AND CONTACT TECHNOLOGY FOR VLSI APPLICATIONS.
    Van den hove, Luc
    Wolters, Rob
    Maex, Karen
    De Keersmaecker, Roger F.
    Declerck, Gilbert J.
    IEEE Transactions on Electron Devices, 1987, ED-34 (03) : 554 - 561
  • [6] STRUCTURAL INTEGRITY AND THERMAL-STABILITY OF TIN/COSI2 USED AS LOCAL INTERCONNECT IN A SELF-ALIGNED COSI2 PROCESS
    HEGDE, RI
    JONES, RE
    KAUSHIK, VS
    TOBIN, PJ
    APPLIED SURFACE SCIENCE, 1991, 52 (1-2) : 59 - 69
  • [7] New CoSi2 silicidation process demonstrated for 0.13 μm
    不详
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1998, 28 (04): : 251 - 251
  • [8] MESOSCOPIC SILICON COUPLED SUPERCONDUCTING JUNCTIONS OF COSI2 FORMED IN A SELF-ALIGNED PROCESS
    HILBRANDIE, GR
    BAKKER, SJM
    VANDERDRIFT, E
    ROUSSEEUW, BAC
    KLAPWIJK, TM
    RADELAAR, S
    MICROELECTRONIC ENGINEERING, 1994, 23 (1-4) : 445 - 448
  • [9] PROCESSING AND CHARACTERIZATION OF A PBT DEVICE USING SELF-ALIGNED COSI2
    HATZIKONSTANTINIDOU, S
    NILSSON, HE
    FROJDH, C
    PETERSSON, CS
    KAPLAN, W
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1994, 9 (12) : 2272 - 2277
  • [10] APPLICATION OF SELF-ALIGNED COSI2 INTERCONNECTION IN SUBMICROMETER CMOS TRANSISTORS
    BROADBENT, EK
    IRANI, RF
    MORGAN, AE
    MAILLOT, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2440 - 2446