A GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS

被引:0
|
作者
QUEINNEC, O
机构
关键词
D O I
10.1109/TCE.1987.290202
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:551 / 556
页数:6
相关论文
共 50 条
  • [31] Designing a binary neural network co-processor
    Freeman, M
    Austin, J
    DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings, 2005, : 223 - 226
  • [32] Estimating the utilization of embedded FPGA co-processor
    Qu, Y
    Soininen, JP
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 214 - 221
  • [33] Design of Bitstream Co-processor for Multimedia Applications
    Gao, Yingke
    Huan, Ying
    Xue, Zhiyuan
    Zhang, Tiejun
    Wang, Donghui
    Hou, Chaohuan
    2013 IEEE 11TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC), 2013, : 227 - 230
  • [34] Design of packet classification co-processor with FPGA
    Wang, YG
    Yan, TX
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 88 - 94
  • [35] A CO-PROCESSOR FOR UNIFICATION IN PROLOG - THE MICROPROGRAMMING LEVEL
    DEBLASI, M
    GENTILE, A
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 143 - 147
  • [36] A low-power geometric mapping co-processor for high-speed graphics application
    Leeke, Selwyn
    Maharatna, Koushik
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3193 - +
  • [37] A dynamically reconfigurable Hardware Co-processor for a multi-standard wireless MAC processor
    Nabi, Syed Waqar
    Wells, Cade C.
    Vanderbauwhede, Wim
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 368 - +
  • [38] Viterbi decoding on a co-processor architecture with vector parallelism
    Engin, N
    van Berkel, K
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 334 - 339
  • [39] A case study for formal verification of a Timing Co-Processor
    Rodrigues, Cristiano
    LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 43 - 48
  • [40] Parallel Data Processing With Magnonic Holographic Co-Processor
    Balynsky, M.
    Gutierrez, D.
    Chiang, H.
    Khitun, A.
    Kozhevnikov, A.
    Khivintsev, Y.
    Dudko, G.
    Filimonov, Y.
    2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2016,