A GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS

被引：0
|
作者：
QUEINNEC, O
机构：
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1987年 / 33卷 / 04期
关键词：
D O I：
10.1109/TCE.1987.290202
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：551 / 556
页数：6
相关论文
共 50 条
  • [21] A Multi-Algorithm Cryptographic Co-Processor
    Fronte, Daniele
    Perez, Annie
    Payrat, Eric
    IMETI 2008: INTERNATIONAL MULTI-CONFERENCE ON ENGINEERING AND TECHNOLOGICAL INNOVATION, VOL II, PROCEEDINGS, 2008, : 102 - +
  • [22] FPGA CO-PROCESSOR TARGETS EMBEDDED CONTROL
    GALLANT, J
    EDN, 1995, 40 (20) : 24 - 24
  • [23] Efficient A* Co-processor for Reconfigurable Gaming Devices
    Nery, Alexandre S.
    Sena, Alexandre C.
    2018 17TH BRAZILIAN SYMPOSIUM ON COMPUTER GAMES AND DIGITAL ENTERTAINMENT (SBGAMES 2018), 2018, : 97 - 106
  • [24] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [25] Configurable CNN SoC Co-Processor Architecture
    Wijaya, Joshua Adiel
    Adiono, Trio
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 281 - 282
  • [26] Architecture of a programmable FIR filter co-processor
    Gay-Bellile, O
    Dujardin, E
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D433 - D436
  • [27] Architecture for an advanced Java']Java co-processor
    Säntti, T
    Plosila, J
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 501 - 504
  • [28] DReAC: A novel dynamically reconfigurable co-processor
    Song, Yu-Kun
    Gao, Ming-Lun
    Deng, Hong-Hui
    Wang, Rui
    Hu, Yong-Hua
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2007, 35 (05): : 833 - 837
  • [29] FPGA prototype of the REALJava']Java co-processor
    Sannti, Tero
    Tyystjaervi, Joonas
    Plosila, Juha
    2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 70 - +
  • [30] A Unified Co-Processor Architecture for Matrix Decomposition
    Dou, Yong
    Zhou, Jie
    Wu, Gui-Ming
    Jiang, Jing-Fei
    Lei, Yuan-Wu
    Ni, Shi-Ce
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (04) : 874 - 885
12345